

ACS8522BT eSETS

Synchronous Equipment Timing Source for Stratum 3/4E/4, SMC and Ethernet Systems

ADVANCED COMMS & SENSING

FINAL

DATASHEET

About this Datasheet

Welcome to the datasheet for the Semtech ACS8522BT eSETS integrated circuit.

The electronic edition of this datasheet contains hyperlinks that are colored blue. Click on a link to navigate directly to the respective topic.

Description

The ACS8522BT is a highly integrated, single-chip solution for the Synchronous Equipment Timing Source (SETS) function in a SONET or SDH network element. The device generates SONET or SDH Equipment Clocks (SEC), frame synchronization clocks and Ethernet clocks. The ACS8522BT is fully compliant with the required international specifications and standards.

The device supports free-run, locked and holdover modes, with mode selection controlled automatically by an internal state machine, or forced by register configuration.

The ACS8522BT accepts up to four independent input SEC reference clock sources from Recovered Line Clock, PDH network, and Node Synchronization. The device generates independent SEC and BITS clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock (both with programmable pulse width and polarity) and four Ethernet clocks.

The ACS8522BT includes a serial port which can be SPI compatible, providing access to the configuration and status registers for device setup.

The ACS8522BT supports IEEE 1149.1 JTAG boundary scan.

Users can choose between OCXO or TCXO to define the Stratum and/or holdover performance required.

Features

- Suitable for Stratum 3, 4E, 4 and SONET Minimum Clock (SMC) or SONET/SDH Equipment Clock (SEC) and Ethernet applications.
- Meets Telcordia 1244-CORE Stratum 3 and GR-253, and ITU-T G.813 Options I and II and ITU-T G.8262 (Draft) specifications.
- ▶ Accepts four individual input reference clocks, all with robust input clock source quality monitoring.
- Simultaneously generates four output clocks, plus two Sync pulse outputs.
- Generates four Ethernet frequencies (25 Mhz, 50 MHz, 62.5 MHz and 125 MHz) on any combination of four TO outputs.
- Absolute holdover accuracy better than 3 x 10⁻¹⁰ (manual), 7.5 x 10⁻¹⁴ (instantaneous); Holdover stability defined by choice of external XO.
- ▶ Programmable PLL bandwidth, for wander and jitter tracking/attenuation, 0.1 Hz to 70 Hz in 10 steps.
- ▶ Automatic hit-less source switchover on loss of input.
- ▶ Serial SPI compatible interface.
- Doubt phase adjustment in 6 ps steps up to ±200 ns.
- ▶ IEEE 1149.1 JTAG Boundary Scan.
- Single 3.3 V operation.
- ▶ Available in LQFP 64-pin package.
- ▶ Lead (Pb)-free, Halogen free, RoHS and WEEE compliant.

References to Standards


All standards referred to in this datasheet are listed in References and Associated Documents.



FINAL

DATASHEET

Figure 1 Block Diagram of the ACS8522BT eSETS





PRELIMINARY

DATASHEET

Table of Contents

Section	Page
About this Datasheet	1
Description	
Features	1
References to Standards	
Pin Diagram	
Pin Description	
Introduction	
Overview	
General Description	
Input Reference Clock Ports	
Locking Frequency Modes	10
Clock Quality Monitoring	
Activity Monitoring	
Frequency Monitoring	
Selection of Input Reference Clock Source	
Forced Control Selection	
Automatic Control Selection	
Ultra Fast Switching	14
Fast External Switching Mode-SRCSW pin	
Output Clock Phase Continuity on Source Switchover	
Modes of Operation	
Free-run Mode	
Pre-locked Mode	16
Locked Mode	16
Lost-phase Mode	
Holdover Mode	16
Pre-locked2 Mode	19
DPLL Architecture and Configuration	
TO DPLL Main Features	
T4 DPLL Main Features	
TO DPLL Automatic Bandwidth Controls	20
Phase Detectors	
Phase Lock/Loss Detection	
Damping Factor Programmability	
Local Oscillator Clock	
Output Wander	
Jitter and Wander Transfer	
Phase Build-out	
Input-to-Output Phase Adjustment	
Input Wander and Jitter Tolerance	
Using the DPLLs for Accurate Frequency and Phase Reporting	
MFrSync and FrSync Alignment-SYNC2K	
Output Clock Ports	
PECL/LVDS Output Port Selection	
Output Frequency Selection and Configuration	
Power-On Reset	
Serial Interface	
Register Map	
Register Organization	
Multi-word Registers	
Register Access	
Interrupt Enable and Clear	
Defaults	45 49
REVISIEL DESCRIBIONS	





ADVANCED COMMS & SENSING	PRELIMINARY	DATASHEET
Section		Page
Electrical Specifications		109
JTAG		109
Over-voltage Protection		109
ESD Protection		
Latchup Protection		109
Maximum Ratings		110
Operating Conditions		
DC Characteristics		
Jitter Performance		113
Input/Output Timing		115
Package Information		
Thermal Conditions		116
Application Information		
References and Associated Documents		
Acronyms and Abbreviations		
Trademark Acknowledgements		120
Revision Status/History		
Ordering Information		122
Disclaimers		
Contact Information		122




FINAL

DATASHEET

Pin Diagram

Figure 2 ACS8522BT Pin Diagram Synchronous Equipment Timing Source for Stratum 3/4E/4, SMC and Ethernet Systems





FINAL

DATASHEET

Pin Description

Table 1 Power Pins

Pin Number	Symbol	I/O	Туре	Description
8, 9, 12	VD1+, VD2+, VD3+	Р	-	Digital supply to gates in analog section, +3.3 V (±10%).
22	VDD_DIFF	Р	-	Digital supply for differential output pins 19 and 20, +3.3 V ($\pm 10\%$).
27	VDD5V	Р	-	Digital supply for +5 V tolerance to input pins. Connect to +5 V (±10%) for clamping to +5 V. Connect to VDD for clamping to +3.3 V. Leave floating for no clamping, input pins tolerant up to +5.5 V.
32, 36, 38, 39, 45, 46, 54	VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7	Р	-	Digital supply to logic, +3.3 V (±10%).
4	VA1+	Р	-	Analog supply to clock multiplying PLL, +3.3 V (±10%).
14, 57	VA2+, VA3+	Р	-	Analog supply to output PLLs APLL2 and APLL1, +3.3 V ($\pm 10\%$).
15, 58	AGND3, AGND4		-	Analog ground for output PLLs APLL2 and APLL1.
7, 10, 11	DGND1, DGND2, DGND3	Р	-	Digital ground for components in PLLs.
31, 40, 53	DGND4, DGND5, DGND6	Р	-	Digital ground for logic.
21	GND_DIFF	Р	-	Digital ground for differential output pins 19 and 20.
1, 3	AGND1, AGND2	Р	-	Analog grounds.

Note...I = Input, O = Output, P = Power, $TTL^U = TTL$ input with pull-up resistor, $TTL_D = TTL$ input with pull-down resistor.

Table 2 Internally Connected Pins

Pin Number	Symbol	1/0	Туре	Description
2, 16, 23, 24, 25, 26, 35, 60, 61, 62, 63	IC1, IC2, IC3, IC4, IC5, IC6, IC7, IC8, IC9, IC10, IC11	-	-	Leave to float.



FINAL

DATASHEET

Table 3 Other Pins

Pin Number	Symbol	I/O	Туре	Description			
5	INTREQ	0	TTL/CMOS	Active High/Low software interrupt request output.			
6	REFCLK	I	ΠL	12.800 MHz reference clock (refer to Local Oscillator Clock).			
13	SRCSW	1	TTL _D	Force fast source switching on SEC1 and SEC2.			
17	FrSync	0	TTL/CMOS	8 kHz Frame Sync reference output.			
18	MFrSync	0	TTL/CMOS	2 kHz Multi-Frame Sync reference output.			
19, 20	01POS, 01NEG	0	LVDS/PECL	Output reference, programmable, default 38.88 MHz, LVDS.			
28	SYNC2K	I	TTL _D	Multi-Frame Sync 2kHz input.			
29	SEC1	I	TTL _D	Input reference, programmable, default 8 kHz.			
30	SEC2	I	TTL _D	Input reference, programmable, default 8 kHz.			
33	SEC3	I	TTL _D	Input reference, programmable, default 19.44 kHz.			
34	SEC4	I	TTL _D	Input reference, programmable, default 19.44 kHz.			
37	TRST	I	TTL _D	JTAG control reset Input. 1 = enable JTAG boundary scan mode. 0 = boundary scan standby mode allowing correct device operation. If not used connect to GND or leave floating.			
41	TMS	I	TTL _D	JTAG Test Mode Select: Boundary Scan enable. Sampled on rising edge of TCK. If not used connect to VDD or leave floating.			
42	CLKE	I	TTL _D	SCLK Edge Select: SCLK active edge select, CLKE = 1, selects falling edge of SCLK to be active.			
43	SDI	1	TTL _D	Microprocessor Interface Address: Serial Data Input.			
44	CSB	I	TTL ^U	Chip Select (Active <i>Low</i>): This pin is asserted <i>Low</i> by the microprocessor to enable the microprocessor interface.			
47	SCLK	I	TTL _D	Serial Data Clock. When this pin goes High data is latched from SDI pin.			
48	PORB	I	TTL ^U	Power-On Reset: Master reset. If PORB is forced Low, all internal states are reset back to default values.			
49	TCK	1	TTL _D	JTAG Clock: Boundary Scan clock input.			
50	TDO	0	TTL/CMOS	JTAG Output: Serial test data output. Updated on falling edge of TCK.			
51	TDI	I	TTL _D	JTAG Input: Serial test data Input. Sampled on rising edge of TCK.			
52	SD0	0	TTL _D	Interface Address: SPI compatible Serial Data Output.			
55	02	0	TTL/CMOS	Output reference 2, programmable, default 38.88 MHz.			
56	03	0	TTL/CMOS	Output reference 3, programmable, default 19.44 MHz.			
59	04	0	TTL/CMOS	Output reference 4, programmable, default 1.544/2.048 MHz (BITS).			
64	SONSDHB	I	TTL _D	Sets the initial power-up or PORB state of the SONET/SDH frequency selection registers, Reg. 34 Bit 2, and Reg. 38 Bits 5 and 6. When set Low, SDH rates are selected (2.048 MHz etc.), and when set High, SONET rates are selected (1.544 MHz etc.). The register states can be changed after power-up by software.			



FINAL

DATASHEET

Introduction

The ACS8522BT is a highly integrated, single-chip solution for the SETS function in a SONET/SDH/Ethernet network element, for the generation of SEC and Frame/MultiFrame sync pulses. Digital phase locked loop (DPLL) and direct digital synthesis methods are used in the device so that the overall PLL characteristics are very stable and consistent compared to traditional analog PLLs.

In free-run mode, the ACS8522BT generates a stable, lownoise clock signal at a frequency to the same accuracy as the external oscillator, or it can be made more accurate via software calibration to within 0.02 ppm

In locked mode, the ACS8522BT selects the most appropriate input reference source and generates a stable, low-noise clock signal locked to the selected reference.

In holdover mode, the ACS8522BT generates a stable, low-noise clock signal, adjusted to match the last known good frequency of the last selected reference source. A high level of phase and frequency accuracy is made possible by an internal resolution of up to 54 bits and internal holdover accuracy of 0.0012 ppb (1.2×10^{-12}) .

In all modes, the frequency accuracy, jitter and drift performance of the clock meet the requirements of:

ITU G.736 G.742 G783 G.812 G.813 G.823 G.824 and Telcordia GR-253-CORE GR-1244-CORE ITU-T G.8262 (Draft).

The ACS8522BT supports all three types of reference clock source: recovered line clock, PDH network synchronization timing and node synchronization. The ACS8522BT generates independent TO and T4 clocks, an 8 kHz Frame Synchronization clock and a 2 kHz Multi-Frame Synchronization clock.

A significant architectural advantage of the ACS8522BT over traditional solutions is the use of DPLL technology for precise and repeatable performance over temperature or voltage variations, and between parts. The overall PLL bandwidth, loop damping, pull-in range and frequency accuracy are all determined by digital parameters that provide a consistent level of performance.

An Analog PLL (APLL) takes the signal from the DPLL output and provides a lower jitter output. The APLL bandwidth is set four orders of magnitude higher than the DPLL bandwidth. This ensures that the overall system performance still maintains the advantage of consistent behavior provided by the digital approach.

The DPLLs are clocked by the external Oscillator module (TCXO or OCXO) so that the Free-run or Holdover frequency stability is only determined by the stability of the external oscillator module. This second key advantage confines all temperature critical components to one well defined and pre-calibrated module, whose performance can be chosen to match the application; for example an TCXO for Stratum 3 applications.

All performance parameters of the DPLLs are programmable without the need to understand detailed PLL equations. Bandwidth, damping factor and lock range can all be set directly, for example. The PLL bandwidth can be set over a wide range, 0.1 Hz to 70 Hz in 18 steps, to cover all SONET/SDH clock synchronization applications.

The ACS8522BT includes a serial port, providing access to the configuration and status registers for device setup and monitoring.



FINAL

DATASHEET

General Description

Overview

Please refer to Figure 1.

The ACS8522BT SETS device has four SEC clock inputs (SEC1 to SEC4), and generates four output clocks on outputs O1 to O4. The device offers a total of 55 possible output frequencies. There are two independent paths through the device:

TO path comprising TO DPLL and TO output and feedback APLLs:

T4 path comprising T4 DPLL and T4 output APLL.

The TO path is a high quality, highly configurable path designed to provide features necessary for node timing synchronization within a SONET/SDH network. The T4 path is a simpler and less configurable path designed to give a totally independent route for internal equipment synchronization. The device supports use of either or both paths, locked together or independent.

The four SEC inputs ports are TTL/CMOS, 3 V and 5 V compatible (with clamping if required by connecting the VDD5V pin). Refer to Electrical Specifications for more information on the electrical compatibility and details. Input frequencies supported range from 2 kHz to 100 MHz.

Common E1, DS1, OC3 and sub-divisions are supported as spot frequencies to which the DPLLs will directly lock. Any input frequency, up to 100 MHz, that is a multiple of 8 kHz can also be locked to via an inbuilt programmable divider.

An input reference monitor is assigned to each of the four inputs. The monitors operate continuously such that at all times the status of all of the inputs to the device are known. Each input can be monitored for both frequency and activity, activity alone, or the monitors can be disabled.

The frequency monitors have a "hard" (rejection) alarm limit and a "soft" (flag only) alarm limit for monitoring frequency, whilst the reference is still within its allowed frequency band. Each input reference can be programmed with a priority number allowing references to be chosen according to the highest priority valid input. The two paths (TO and T4) have independent priorities to allow completely independent operation of the two paths.

Both paths operate automatic or external source selection. For automatic input reference selection, the TO path has a more complex state machine than the T4 path.

The TO and T4 PLL paths support the following common features:

- Automatic source selection according to input priorities and quality level.
- ▶ Different quality levels (activity alarm thresholds) for each input.
- ▶ Variable bandwidth, lock range and damping factor.
- Direct PLL locking to common SONET/SDH input frequencies or any integer multiple of 8 kHz up to 100 MHz.
- ▶ Automatic mode switching between free-run, locked and holdover states.
- ▶ Fast detection on input failure and entry into holdover mode (holds at the last good frequency value).
- ▶ Frequency translation between input and output rates via direct digital synthesis.
- High accuracy digital architecture for stable PLL dynamics combined with an APLL for low jitter final output clocks.

A number of features supported by the TO path are not supported by the T4 path, although these features can also all be externally controlled by software. The additional features of the TO path are:

- ▶ Non-revertive mode.
- ▶ Phase build-out on source switch (hit-less source switching).
- ▶ I/O phase offset control.
- □ Greater programmable bandwidth from 0.1 Hz to 70 Hz in 10 steps (the bandwidth of the T4 path is programmable in 3 steps: 18 Hz, 35 Hz and 70 Hz).
- Noise rejection on low frequency input.
- ▶ Manual holdover frequency control.
- ▶ Controllable automatic holdover frequency filtering.
- > Frame Sync pulse alignment.

The operation of the DPLL in the TO path is controlled by software or an internal state machine. The state machine for the T4 path is very simple and cannot be manually/externally controlled, however the overall operation can be controlled by manual reference source selection. An additional feature of the T4 path is the ability to measure a phase difference between two inputs.



FINAL

DATASHEET

The DPLL of the TO path always produces an output at 77.76 MHz to feed the APLL, regardless of the frequency selected at the output pins. The T4 path can be operated at a number of frequencies. This is to enable the generation of extra output frequencies, which cannot be easily related to 77.76 MHz. When the T4 path is selected to lock to the T0 path, the T4 DPLL locks to the 8 kHz from the T0 DPLL. This is because all of the frequencies of operation of the T4 path can be divided to 8 kHz and this will ensure synchronization of all the frequencies within the two paths.

The outputs of both DPLLs are connected to multiplying and filtering APLLs. The outputs of the APLLs are divided, making a number of frequencies simultaneously available for selection at the output clock ports. The various combinations of DPLL, APLL and divider configurations allow for generation of a comprehensive set of frequencies as listed in Table 12.

To synchronize the lower output frequencies when the TO PLL is locked to a high frequency reference input, an additional input is provided. The SYNC2K pin (pin 28) is used to reset the dividers that generate the 2 kHz and 8 kHz outputs such that the output 2/8 kHz clocks are lined up with the input 2 kHz. This synchronization method could allow for example, a master and a slave device to be in precise alignment.

The ACS8522BT also supports Sync pulse references of 4 kHz or 8 kHz, although frequencies lower than the Sync pulse reference may not necessarily be in phase.

Input Reference Clock Ports

Table 4 gives details of the input reference ports, showing the input technologies and the range of frequencies supported on each port; the default spot frequencies and default priorities assigned to each port on power-up or by reset are also shown.

Note that SDH and SONET networks use different default frequencies; the network type is pin-selectable (using either the SONSDHB pin or via software). Specific frequencies and priorities are set by configuration.

The input ports are fully interchangeable.

SDH and SONET networks use different default frequencies; the network type is selectable using *cnfg_input_mode* Reg. 34, Bit 2 *ip_sonsdhb*.

for SONET, $ip_sonsdhb = 1$ for SDH, $ip_sonsdhb = 0$ On power-up or by reset, the default will be set by the state of the SONSDHB pin (pin 64). Specific frequencies and priorities are set by configuration.

The frequency selection is programmed via the *cnfg_ref_source_frequency* register (Reg. 22, 22, 27 and 28).

Locking Frequency Modes

There are three locking frequency modes that can be configured:

Direct Lock Lock 8k DivN

Direct Lock Mode

In Direct Lock Mode, the internal DPLL can lock to the selected input at the spot frequency of the input, for example 19.44 MHz performs the DPLL phase comparisons at 19.44 MHz.

In Lock8K and DivN modes an internal divider is used prior to the DPLL to divide the input frequency before it is used for phase comparisons in the DPLL.

Lock8K Mode

Lock8K mode automatically sets the divider parameters to divide the input frequency down to 8 kHz. Lock8K can only be used on the supported spot frequencies (see Table 4 Note(i)).

Lock8k mode is enabled by setting the *Lock8k* bit (Bit 6) in the appropriate *cnfg_ref_source_frequency* register location. Using lower frequencies for phase comparisons in the DPLL results in a greater tolerance to input jitter. It is possible to choose which edge of the input reference clock to lock to, by setting *8K* edge polarity (Bit 2 of Reg. 03, *test_register1*.

FINAL

DATASHEET

Table 4 Input Reference Source Selection and Priority Table

Input Port	Channel Number (Bin)	Input Port Technology	Frequencies Supported	Default Priority
SEC1	0011	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	2
SEC2	0100	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 8 kHz Default (SDH): 8 kHz	3
SEC3	1000	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	4
SEC4	1001	TTL/CMOS	Up to 100 MHz (see Note (i)) Default (SONET): 19.44 MHz Default (SDH): 19.44 MHz	5

Note: (i) TTL ports (compatible also with CMOS signals) support clock speeds up to 100 MHz, with the highest spot frequency being 77.76 MHz. The actual spot frequencies are: 2 kHz, 4 kHz, 8 kHz (and N x 8 kHz), 1.544 MHz (SONET)/2.048 MHz (SDH), 6.48 MHz, 19.44 MHz, 25.92 MHz, 38.88 MHz, 51.84 MHz, 77.76 MHz. SONET or SDH input rate is selected via Reg. 34 Bit 2, ip_sonsdhb).

DivN Mode

In DivN mode, the divider parameters are set manually by configuration (Bit 7 of the *cnfg_ref_source_frequency* register), but must be set so that the frequency after division is 8 kHz. The DivN function is defined as:

DivN = "Divide by N+ 1", i.e. it is the dividing factor used for the division of the input frequency, and has a value of (N+1) where N is an integer from 1 to 12499 inclusive. Therefore, in DivN mode the input frequency can be divided by any integer value between 2 to 12500. Consequently, any input frequency which is a multiple of 8 kHz, between 8 kHz to 100 MHz, can be supported by using DivN mode.

Note...Any reference input can be set to use DivN independently of the frequencies and configurations of the other inputs. However only one value of N is allowed, so all inputs with DivN selected must be running at the same frequency.

DivN Examples

(a) To lock to 2.000 MHz:

- (i) Set the cnfg_ref_source_frequency register to 10XX0000 (binary) to enable DivN, and set the frequency to 8 kHz - the frequency required after division. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 2 MHz input must be divided by 250. So, if DivN = 250 = (N + 1) then N must be set to 249. This is done by writing F9 hex (249 decimal) to the DivN register pair Reg. 46/47.

(b) To lock to 10.000 MHz:

- (i) The cnfg_ref_source_frequency register is set to 10XX0000 (binary) to set the DivN and the frequency to 8 kHz, the post-division frequency. (XX = "Leaky Bucket" ID for this input).
- (ii) To achieve 8 kHz, the 10 MHz input must be divided by 1250. So, if DivN, = 1250 = (N+1) then N must be set to 1,249. This is done by writing 4E1 hex (1,249 decimal) to the DivN register pair Reg. 46/47.

Clock Quality Monitoring

Clock quality is monitored and used to modify the priority tables. The following parameters are monitored:

- 1. Activity (toggling).
- Frequency (this monitoring is only performed when there is no irregular operation of the clock or loss of clock condition).

Any reference source that suffers a loss-of-activity or clock-out-of-band condition will be declared as unavailable.

Clock quality monitoring is a continuous process which is used to identify clock problems. There is a difference in dynamics between the selected clock and the other reference clocks. Anomalies occurring on non-selected reference sources affect only that source's suitability for selection.



FINAL

DATASHEET

Anomalies occurring on the selected clock could have a detrimental impact on the accuracy of the output clock.

Anomalies detected by the activity detector are integrated in a Leaky Bucket Accumulator. Occasional anomalies do not cause the Accumulator to cross the alarm setting threshold, so the selected reference source is retained. Persistent anomalies cause the alarm setting threshold to be crossed and result in the selected reference source being rejected.

Anomalies on the currently locked-to input reference clock, whether affecting signal purity or signal frequency, could induce jitter or frequency offsets in the output clock, leading to anomalous behavior. Anomalies on the selected clock, therefore, have to be detected as they occur and the phase locked loop must be temporarily isolated until the clock is once again pure. The clock monitoring process cannot be used for this because the high degree of accuracy required dictates that the process be slow. To achieve the immediacy required by the phase locked loop requires an alternative mechanism.

The phase locked loop itself contains a fast activity detector such that within approximately two missing input clock cycles, a no-activity flag is raised and the DPLL is frozen in holdover mode. This flag can also be read as the main_ref_failed bit (from Reg. 06, Bit 6) and can be set to indicate a phase lost state by enabling Reg. 73, Bit 6. With the DPLL in holdover mode it is isolated from further disturbances. If the input becomes available again before the activity or frequency monitor rejection alarms have been raised, then the DPLL will continue to lock to the input, with little disturbance. In this scenario, with the DPLL in the "locked" state, the DPLL uses "nearest edge locking" mode (±180° capture) avoiding cycle slips or glitches caused by trying to lock to an edge 360° away, as would happen with traditional PLLs.

Activity Monitoring

The ACS8522BT has a combined inactivity and irregularity monitor. The ACS8522BT uses a Leaky Bucket Accumulator, which is a digital circuit which mimics the operation of an analog integrator, in which input pulses increase the output amplitude but die away over time. Such integrators are used when alarms have to be triggered either by fairly regular defect events, which occur sufficiently close together, or by defect events which occur in bursts. Events which are sufficiently spread out should not trigger the alarm.

By adjusting the alarm setting threshold, the point at which the alarm is triggered can be controlled. The point at which the alarm is cleared depends upon the decay rate and the alarm clearing threshold.

On the alarm setting side, if several events occur close together, each event adds to the amplitude and the alarm will be triggered quickly; if events occur further apart, but still sufficiently close together to overcome the decay, the alarm will be triggered eventually. If events occur at a rate which is not sufficient to overcome the decay, the alarm will not be triggered. On the alarm clearing side, if no defect events occur for a sufficient time, the amplitude will decay gradually and the alarm will be cleared when the amplitude falls below the alarm clearing threshold. The ability to decay the amplitude over time allows the importance of defect events to be reduced as time passes by. This means that, in the case of isolated events, the alarm will not be set, whereas, once the alarm becomes set, it will be held on until normal operation has persisted for a suitable time (but if the operation is still erratic, the alarm will remain set). See Figure 3.

There is one Leaky Bucket Accumulator per input channel. Each Leaky Bucket can select from four Configurations (Leaky Bucket Configuration 0 to 3). Each Leaky Bucket Configuration is programmable for size, alarm set and reset thresholds, and decay rate.

Each source is monitored over a 128 ms period. If, within a 128 ms period, an irregularity occurs that is not deemed to be due to allowable jitter/wander, then the Accumulator is incremented.

The Accumulator will continue to increment up to the point that it reaches the programmed Bucket size. The "fill rate" of the Leaky Bucket is, therefore, 8 units/second. The "leak rate" of the Leaky Bucket is programmable to be in multiples of the fill rate (x 1, x 0.5, x 0.25 and x 0.125) to give a programmable leak rate from 8 units/sec down to 1 unit/sec. A conflict between trying to "leak" at the same time as a "fill" is avoided by preventing a leak when a fill event occurs.

Disqualification of a non-selected reference source is based on inactivity, or on an out-of-band result from the frequency monitors. The currently selected reference source can be disqualified for phase, frequency, inactivity or if the source is outside the DPLL lock range. If the currently selected reference source is disqualified, the next highest priority, qualified reference source is selected.



FINAL


DATASHEET

Interrupts for Activity Monitors

The loss of the currently selected reference source will eventually cause the input to be considered invalid, triggering an interrupt, if not masked. The time taken to raise this interrupt is dependent on the Leaky Bucket Configuration of the activity monitors. The fastest Leaky Bucket setting will still take up to 128 ms to trigger the interrupt. The interrupt caused by the brief loss of the currently selected reference source is provided to facilitate very fast source failure detection if desired.

It is triggered after missing just a couple of cycles of the reference source. Some applications require the facility to switch downstream devices based on the status of the reference sources. In order to provide extra flexibility, it is possible to flag the *main_ref_failed* interrupt (Reg. 06 Bit 6) on the pin TDO. This is simply a copy of the status bit in the interrupt register and is independent of the mask register settings. The bit is reset by writing to the interrupt status register in the normal way. This feature can be enabled and disabled by writing to Reg. 48 Bit 6.

Figure 3 Inactivity and Irregularity Monitoring



Leaky Bucket Timing

The time taken (in seconds) to raise an inactivity alarm on a reference source that has previously been fully active (Leaky Bucket empty) will be:

where n is the number of the Leaky Bucket Configuration. If an input is intermittently inactive then this time can be longer. The default setting of <code>cnfg_upper_threshold</code> is 6, therefore the default time is 0.75 s.

The time taken (in seconds) to cancel the activity alarm on a previously completely inactive reference source is calculated, for a particular Leaky Bucket, as:

$$[2^{(a)} \times (b - c)]/8$$

where:

a = cnfg_decay_rate_n
b = cnfg_bucket_size_n
c = cnfg_lower_threshold_n

(where n = the number of the relevant Leaky Bucket Configuration in each case).

The default setting is shown in the following:

$$[2^{1} \times (8-4)]/8 = 1.0 \text{ secs}$$

Frequency Monitoring

The ACS8522BT performs input frequency monitoring to identify reference sources which have drifted outside the acceptable frequency range measured with respect either to the output clock or to the XO clock.

The sts_reference_sources out-of-band alarm for a particular reference source is raised when the reference source is outside the acceptable frequency range. With the default register settings a soft alarm is raised if the drift is outside ± 11.43 ppm and a hard alarm is raised if the drift is outside ± 15.24 ppm. Both of these limits are programmable from 3.8 ppm up to 61 ppm.



FINAL

DATASHEET

The ACS8522BT DPLL has a programmable lock and capture range frequency limit up to ± 80 ppm (default is ± 9.2 ppm).

Selection of Input Reference Clock Source

Under normal operation, the input reference sources are selected automatically by an order of priority. But, for special circumstances, such as chip or board testing, the selection may be forced by configuration.

Automatic operation selects a reference source based on its pre-defined priority and its current availability. A table is maintained which lists all reference sources in the order of priority. This is initially defined by the default configuration and can be changed via the Serial interface by the Network Manager. In this way, when all the defined sources are active and valid, the source with the highest programmed priority is selected but, if this source fails, the next-highest source is selected, and so on.

Restoration of repaired reference sources is handled carefully to avoid inadvertent disturbance of the output clock. For this, the ACS8522BT has two modes of operation; Revertive and Non-revertive.

In Revertive mode, if a re-validated (or newly validated) source has a higher priority than the reference source which is currently selected, a switch over will take place. Many applications prefer to minimize the clock switching events and choose Non-revertive mode.

In Non-revertive mode, when a re-validated (or newly validated) source has a higher priority then the selected source will be maintained. The re-validation of the reference source will be flagged in the sts_sources_valid register (Reg. OE and OF) and, if not masked, will generate an interrupt. Selection of the re-validated source can take place under software control or if the currently selected source fails.

To enable software control, the software should briefly enable Revertive mode to effect a switch-over to the higher priority source. When there is a reference available with higher priority than the selected reference, there will be NO change of reference source as long as the Non-revertive mode remains on, and the currently selected source is valid. A failure of the selected reference will always trigger a switch-over regardless of whether Revertive or Non-revertive mode has been chosen.

Forced Control Selection

A configuration register, force_select_reference_source Reg. 33, controls both the choice of automatic or forced selection and the selection itself (when forced selection is required). For Automatic choice of source selection, the four LSB bit value is set to all zeros or all ones (default). To force a particular input the bit value must be set as follows: 0011 forces SEC1, 0100 forces SEC2, 1000 forces SEC3 and 1001 forces SEC4. Forced selection is not the normal mode of operation, and the force_select_reference_source variable is defaulted to the all-one value on reset, thereby adopting the automatic selection of the reference source.

Automatic Control Selection

When an automatic selection is required, the force_select_reference_source register LSB four bits must be set to all zeros or all ones. The configuration registers, cnfg_ref_selection_priority (Reg. 19, 1B and 1C), hold 4-bit values which represents the desired priority of that particular port. Unused ports should be given the value 0000 in the relevant register to indicate they are not to be included in the priority table. On power-up, or following a reset, the whole of the configuration file will be defaulted to the values defined by Table 4. The selection priority values are all relative to each other, with lower-valued numbers taking higher priorities. Each reference source should be given a unique number; the valid values are 1 to 15 (dec). A value of zero disables the reference source. However if two or more inputs are given the same priority number those inputs will be selected on a first in, first out basis. If the first of two same priority number sources goes invalid the second will be switched in. If the first then becomes valid again, it becomes the second source on the first in, first out basis. and there will not be a switch. If a third source with the same priority number as the other two becomes valid, it joins the priority list on the same first in, first out basis. There is no implied priority based on the channel numbers. Revertive/Non-revertive mode has no effect on sources with the same priority value.

Ultra Fast Switching

A reference source is normally disqualified after the Leaky Bucket monitor thresholds have been crossed. An option for a faster disqualification has been implemented, whereby if Reg. 48 Bit 5 (*ultra_fast_switch*) is set, then a loss of activity of just a few reference clock cycles will set the *main_ref_failed* alarm and cause a reference switch.



FINAL

DATASHEET

This can be configured (see Reg. 06, Bit 6) to cause an interrupt to occur instead of, or as well as, causing the reference switch.

The sts_interrupts register Reg. 06 Bit 6 (main_ref_failed) is used to flag inactivity on the reference that the device is locked to much faster than the activity monitors can support. If Reg. 48 Bit 6 of the cnfg_monitors register (los_flag_on_TDO) is set, then the state of this bit is driven onto the TDO pin of the device.

Note... The flagging of the loss of the main reference failure on TDO is simply allowing the status of the sts_interrupts bit main_ref_failed (Reg. 06, Bit 6) to be reflected in the state of the TDO output pin. The pin will, therefore, remain High until the interrupt is cleared. This functionality is not enabled by default so the usual JTAG functions can be used. When the TDO output from the ACS8522BT is connected to the TDI pin of the next device in the JTAG scan chain, the implementation should be such that a logic change caused by the action of the interrupt on the TDI input should not effect the operation when JTAG is not active.

Fast External Switching Mode-SRCSW pin

Fast External Switching mode allows fast switching between inputs SEC1 and SEC2 only. The mode must first be enabled before switching can take place, and then switching is controlled via the SRCSW pin.

There are two ways to enable Fast External Switching mode:

- ▶ Mode enable by register write by writing to Reg. 48 Bit 4, or
- Mode enable by hardware "initialization" by holding SRCSW High throughout reset and for at least a further 251 ms after PORB has gone High (250 ms allowance for the internal reset to be removed plus 1 ms allowance for APLLs to start-up and become stable). A simple external circuit to set SCRSW high for the required period is shown in "Simplified Application Schematic" on page 118. If SCRSW pin is held Low at any time during the 251 ms initialization period, this may result in Fast External Switching mode not being enabled correctly.

Once Fast External Switching mode is enabled, then the value of the SRCSW pin directly selects either SEC1 (SRCSW High) or SEC2 (SRCSW Low). If this mode is enabled by hardware initialization, then it configures the default frequency tolerance of SEC1 and SEC2 to \pm 80 ppm (Reg. 41 and 42). Either of these registers can be subsequently reconfigured by external software, if required.

When Fast External Switching mode is enabled, the device operates as a simple switch. All clock monitoring is disabled and the DPLL will simply be forced to try to lock on to the indicated reference source. Consequently the device will always indicate "locked" state in the sts_operating register (Reg. 09, Bits 2:0).

Output Clock Phase Continuity on Source Switchover

If either PBO is selected on (default), or, if DPLL frequency limit is set to less than ± 30 ppm or (± 9.2 ppm default), the device will always comply with GR-1244-CORE^[19] specification for Stratum 3 (maximum rate of phase change of 81 ns/1.326 ms), for all input frequencies.

Modes of Operation

The ACS8522BT has three primary modes of operation (Free-run, Locked and Holdover) supported by three secondary, temporary modes (Pre-locked, Lost-phase and Pre-locked2). These are shown in the State Transition Diagram, Figure 4.

The ACS8522BT can operate in Forced or Automatic control. On reset, the ACS8522BT reverts to Automatic Control, where transitions between states are controlled completely automatically. Forced Control can be invoked by configuration, allowing transitions to be performed under external control. This is not the normal mode of operation, but is provided for special occasions such as testing, or where a high degree of hands-on control is required.

Free-run Mode

The free-run mode is typically used following a power-on-reset or a device reset before network synchronization has been achieved. In the free-run mode, the timing and synchronization signals generated from the ACS8522BT are based on the 12.800 MHz clock frequency provided from the external oscillator and are not synchronized to an input reference source. By default, the frequency of the output clock is a fixed multiple of the frequency of the external oscillator, and the accuracy of the output clock is equal to the accuracy of the oscillator. However the external oscillator frequency can be calibrated to improve its accuracy by a software calibration routine using register <code>cnfg_nominal_frequency</code> (Reg. 3C and 3D). For example a 500 ppm offset crystal could be made to look like one accurate to within ±0.02 ppm.



FINAL

DATASHEET

The transition from free-run to pre-locked occurs when the ACS8522BT selects a reference source.

Pre-locked Mode

The ACS8522BT will enter the locked state in a maximum of 100 seconds, as defined by GR-1244-CORE^[19] specification, if the selected reference source is of good quality. If the device cannot achieve lock within 100 seconds, it reverts to free-run mode and another reference source is selected.

Locked Mode

The locked mode is entered from pre-locked, pre-locked2 or phase-lost mode when an input reference source has been selected and the DPLL has locked. The DPLL is considered to be locked when the phase loss/lock detectors indicate that the DPLL has remained in phase lock continuously for at least one second (see Phase Lock/Loss Detection). When the ACS8530 is in locked mode, the output frequency and phase track the selected input reference source.

Lost-phase Mode

Lost-phase mode is used whenever the phase loss/lock detectors indicate that the DPLL has lost phase lock (see Phase Lock/Loss Detection). The DPLL will still be trying to lock to the input clock reference, if it exists. If the Leaky Bucket Accumulator calculates that the anomaly is serious, the device disqualifies the reference source. If the device spends more than 100 seconds in lost-phase mode, the reference is disqualified and a phase alarm is raised on it. If the reference is disqualified, one of the following transitions takes place:

- 1. Go to pre-locked2;
 - if a known good stand-by source is available.
- 2. Go to holdover;
 - if no stand-by sources are available.

Holdover Mode

Holdover mode is the operating condition the device enters when its currently selected input source becomes invalid, and no other valid replacement source is available. In this mode, the device resorts to using stored frequency data, acquired when the input reference source was still valid, to control its output frequency.

In holdover mode, the ACS8522BT provides the timing and synchronization signals to maintain the Network Element but is not phase-locked to any input reference source. Its output frequency is determined by an averaged version of the DPLL frequency when last in the locked mode.

Holdover can be configured to operate in:

- automatic mode (Reg. 34 Bit 4, cnfg_input_mode: man_holdover set Low), or

Automatic Mode

In automatic mode, the device can be configured to operate using:

Averaged

In the averaged mode, the frequency (as reported by sts_current_DPLL_frequency, see Reg. OC, OD and O7) is filtered internally using an Infinite Impulse Response filter, which can be set to:

- fast (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set High), giving a -3 dB filter response point corresponding to a period of approximately eight minutes, or
- slow (Reg. 40 Bit 6, cnfg_holdover_modes, fast_averaging: set Low) giving a -3 dB filter response point corresponding to a period of approximately 110 minutes.

Instantaneous

In instantaneous mode, the DPLL freezes at the frequency it was operating at the time of entering holdover mode. It does this by using only its internal DPLL integral path value (as reported in Reg. OC, OD and O7) to determine output frequency. The DPLL proportional path is not used so that any recent phase disturbances have a minimal effect on the holdover frequency. The integral value used can be viewed as a filtered version of the locked output frequency over a short period of time. The period being in inverse proportion to the DPLL bandwidth setting.



FINAL

DATASHEET

Manual Mode

(Reg. 34 Bit 4, cnfg_input_mode, man_holdover set High.) The holdover frequency is determined by the value in register cnfg_holdover_frequency (Reg. 3E, 3F, and part of 40). This is a 19-bit signed number, with a LSB resolution of 0.0003068 ppm, which gives an adjustment range of ±80 ppm.

The value can be derived from a reading of the register sts_current_DPLL_frequency (Reg. OC, OD and O7), which gives, in the same format, an indication of the current output frequency deviation, which would be read when the device is locked. If required, this value could be read by external software and averaged over time. The averaged value could then be fed to the cnfg_holdover_frequency register, ready for setting the averaged frequency value when the device enters holdover mode. The sts_current_DPLL_frequency value is internally derived from the DPLL integral path, which represents a short-term average measure of the current frequency, depending on the locked loop bandwidth (Reg. 67) selected.


It is also possible to combine the internal averaging filters with some additional software filtering. For example the internal fast filter could be used as an anti-aliasing filter and the software could further filter this before determining the actual holdover frequency. To support this feature, a facility to read out the internally averaged frequency has been provided.



FINAL

DATASHEET

Figure 4 Automatic Mode Control State Diagram





FINAL

DATASHEET

By setting Reg. 40, Bit 5, <code>cnfg_holdover_modes</code>, <code>read_average</code>, the value read back from the <code>cnfg_holdover_frequency</code> register will be the filtered value. The filtered value is available regardless of what actual Holdover mode is selected. Clearly this results in the register not reading back the data that was written to it

Example: Software averaging to eliminate temperature drift.

Select manual holdover mode by setting Reg. 34 Bit 4, cnfg_input_mode, man_holdover High.

Select fast holdover averaging mode by setting Reg. 40 Bit 6, *cnfg_holdover_modes*, *auto_averaging High* and Reg. 40 Bit 7 *High*.

Select to be able to read back filtered output by setting Reg. 40 Bit 5, cnfg_holdover_modes, read_average High.

Software periodically reads averaged value from the *cnfg_holdover_frequency* register and the temperature (not supplied from ACS8522BT). Software processed frequency and temperature and places data in software look-up table or other algorithm. Software writes back appropriate averaged value into the *cnfg_holdover_frequency* register.

Once holdover mode is entered, software periodically updates the *cnfg_holdover_frequency* register using the temperature information (not supplied from ACS8522BT).

Mini-holdover Mode

Holdover mode so far described refers to a state to which the internal state machine switches as a result of activity or frequency alarms, and this state is reported in Reg. 09. To avoid the DPLL's frequency being pulled off as a result of a failed input, then the DPLL has a fast mechanism to freeze its current frequency within one or two cycles of the input clock source stopping. Under these circumstances the DPLL enters Mini-holdover mode; the Mini-holdover frequency used being determined by Reg. 40, Bits [4:3], cnfg_holdover_modes, mini_holdover_mode.

Mini-holdover mode only lasts until one of the following occurs:

- > a new source has been selected, or
- b the state machine enters Holdover mode, or
- ▶ the original fault on the input recovers.

External Factors Affecting Holdover Mode

If the external TCXO/OCXO frequency is varying due to temperature fluctuations in the room, then the instantaneous value can be different from the average value, and then it may be possible to exceed the 0.05 ppm limit (depending on how extreme the temperature fluctuations are). It is advantageous to shield the TCXO/OCXO to slow down frequency changes due to drift and external temperature fluctuations.

The frequency accuracy of holdover mode has to meet the ITU-T, ETSI and Telcordia performance requirements. The performance of the external oscillator clock is critical in this mode, although only the frequency stability is important - the stability of the output clock in Holdover is directly related to the stability of the external oscillator.

Pre-locked2 Mode

This state is very similar to the pre-locked state. It is entered from the holdover state when a reference source has been selected and applied to the phase locked loop. It is also entered if the device is operating in revertive mode and a higher-priority reference source is restored.

Upon applying a reference source to the phase locked loop, the ACS8522BT will enter the locked state in a maximum of 100 seconds, as defined by GR-1244-CORE specification, if the selected reference source is of good quality.

If the device cannot achieve lock within 100 seconds, it reverts to Holdover mode and another reference source is selected.

DPLL Architecture and Configuration

A DPLL gives a stable and consistent level of performance that can be easily programmed for different dynamic behavior or operating range. It is not affected by operating conditions or silicon process variations. Digital synthesis is used to generate all required SONET/SDH output frequencies. The digital logic operates at 204.8 MHz that is multiplied up from the external 12.800 MHz oscillator module. Hence the best resolution of the output signals from the DPLL is one 204.8 MHz cycle or 4.9 ns.

Additional resolution and lower final output jitter is provided by a de-jittering APLL that reduces the 4.9 ns pk-pk jitter from the digital down to 500 ps pk-pk and 60 ps RMS as typical final outputs measured broadband (from 10 Hz to 1 GHz).



FINAL

DATASHEET

This arrangement combines the advantages of the flexibility and repeatability of a DPLL with the low jitter of an APLL. The DPLLs in the ACS8522BT are uniquely very programmable for all PLL parameters of bandwidth (from 0.1 Hz up to 70 Hz), damping factor (from 1.2 to 20), frequency acceptance and output range (from 0 to 80 ppm, typically 9.2 ppm), input frequency (12 common SONET/SDH spot frequencies) and input-to-output phase offset (in 6 ps steps up to 200 ns). There is no requirement to understand the loop filter equations or detailed gain parameters since all high level factors such as overall bandwidth can be set directly via registers in the microprocessor interface. No external critical components are required for either the internal DPLLs or APLLs, providing another key advantage over traditional discrete designs.

The T4 DPLL is similar in structure to the T0 DPLL, but since the T4 is only providing a clock synthesis and input to output frequency translation function, with no defined requirement for jitter attenuation or input phase jump absorption, then its bandwidth is limited to the high end and the T4 does not incorporate many of the Phase Buildout and adjustment facilities of the T0 DPLL.

TO DPLL Main Features

- ➤ Two programmable DPLL bandwidth controls (Locked and Acquisition bandwidth), each with 10 steps from 0.1 Hz to 70 Hz
- ▶ Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- ▶ Input to output phase offset adjustment (Master/Slave), ±200 ns, 6 ps resolution step size
- ▶ PBO phase offset on source switching disturbance down to ±5 ns
- ▶ Multi-cycle phase detection and locking, programmable up to ±8192 UI - improves jitter tolerance in direct lock mode
- ▶ Holdover frequency averaging with a choice of: Average times: 8 minutes or 110 minutes. Value can also be read out.
- Multiple E1 and DS1 outputs supported

T4 DPLL Main Features

- Single programmable DPLL bandwidth control: 18 Hz, 35 Hz or 70 Hz
- ▶ Programmable damping factor: For optional faster locking and peaking control. Factors = 1.2, 2.5, 5, 10 or 20
- Multiple phase lock detectors
- DS3/E3 support (44.736 MHz / 34.368 MHz) at same time as OC-N rates from TO DPLL
- ▶ Low jitter E1/DS1 options at same time as OC-N rates from T0 DPLL
- ▶ Frequencies of n x E1/DS1 including 16 and 12 x E1, and 16 and 24 x DS1 supported
- Can use the T4 DPLL as an Independent FrSync DPLL
- Can use the phase detector in T4 DPLL to measure the input phase difference between two inputs.

The structure of the TO and T4 PLLs are shown later in Figure 10 in the section on output clock ports. That section also details how the DPLLs and particular output frequencies are configured. The following sections detail some component parts of the DPLL.

TO DPLL Automatic Bandwidth Controls

In Automatic Bandwidth Selection mode (Reg. 3B), the TO DPLL bandwidth setting is selected automatically from the Acquisition Bandwidth or Locked Bandwidth configurations programmed in <code>cnfg_TO_DPLL_acq_bw</code> Reg. 69 and <code>cnfg_TO_DPLL_locked_bw</code> Reg. 67 respectively. If this mode is not selected, the DPLL acquires and locks using only the bandwidth set by Reg. 67.

Phase Detectors

A Phase and Frequency detector is used to compare input and feedback clocks. This operates at input frequencies up to 77.76 MHz. The whole DPLL can operate at spot frequencies from 2 kHz up to 77.76 MHz. A common arrangement however is to use Lock8k mode (see Bit 6 of Reg. 22, 23, 27 and 28) where all input frequencies are divided down to 8 kHz internally. Marginally better MTIE figures may be possible in direct lock mode due to more regular phase updates.



FINAL

DATASHEET

A patented multi-phase detector is used in order to give an infinitesimally small input phase resolution combined with large jitter tolerance. The following phase detectors are used:

- Phase and frequency detector (±360° or ±180° range)
- ▶ An early/late phase detector for fine resolution
- A multi-cycle phase detector for large input jitter tolerance (up to 8191 UI), which captures and remembers phase differences of many cycles between input and feedback clocks.

The phase detectors can be configured to be immune to occasional missing input clock pulses by using nearest edge detection (±180° capture) or the normal ± 360° phase capture range which gives frequency locking. The device will automatically switch to nearest edge locking when the multi-UI phase detector is not enabled and the other phase detectors have detected that phase lock has been achieved.

It is possible to disable the selection of nearest edge locking via Reg. 03 Bit 6 set to 1. In this setting, frequency locking will always be enabled.

The balance between the first two types of phase detector employed can be adjusted via registers 6A to 6D. The default settings should be sufficient for all modes. Adjustment of these settings affects only small signal overshoot and bandwidth.

The multi-cycle phase detector is enabled via Reg. 74, Bit 6 set to 1 and the range is set in exponentially increasing steps from ±1 UI, 3 UI, 7 UI, 15 UI ... up to 8191 UI via Reg. 74, Bits [3:0].

When this detector is enabled it keeps a track of the correct phase position over many cycles of phase difference to give excellent jitter tolerance. This provides an alternative to switching to Lock8k mode as a method of achieving high jitter tolerance.

An additional control (Reg. 74 Bit 5) enables the multiphase detector value to be used in the final phase value as part of the DPLL loop. When enabled by setting *High*, the multi cycle phase value will be used in the loop and gives faster pull in (but more overshoot). The characteristics of the loop will be similar to Lock8k mode where again large input phase differences contribute to the loop dynamics. Setting the bit *Low* only uses a max figure of 360 degrees in the loop and will give slower pullin but gives less overshoot.

The final phase position that the loop has to pull in to is still tracked and remembered by the multi-cycle phase detector in either case.

Phase Lock/Loss Detection

Phase lock/loss detection is handled in several ways. Phase loss can be triggered from:

- ▶ The fine phase lock detector, which measures the phase between input and feedback clock
- ▶ The coarse phase lock detector, which monitors whole cycle slips
- ▶ Detection that the DPLL is at min. or max. frequency
- Detection of no activity on the input.

Each of these sources of phase loss indication is individually enabled via register bits (see Reg. 73, 74 and 4D). Phase lock or lost is used to determine whether to switch to nearest edge locking and whether to use acquisition or Locked bandwidth settings for the DPLL. Acquisition bandwidth is used for faster pull-in from an unlocked state.

The coarse phase lock detector detects phase differences of n cycles between input and feedback clocks, where n is set by Reg. 74, Bits 3:0; the same register that is used for the coarse phase detector range, since these functions go hand in hand. This detector may be used in the case where it is required that a phase loss indication is not given for reasonable amounts of input jitter and so the fine phase loss detector is disabled and the coarse detector is used instead.

Damping Factor Programmability

The DPLL damping factor is set by default to provide a maximum wander gain peak of around 0.1 dB. Many of the specifications (e.g. GR-1244-CORE, G.812 and G.813) specify a wander transfer gain of less than 0.2 dB. GR-253 specifies jitter (not wander) transfer of less than 0.1 dB.

To accommodate the required levels of transfer gain, the ACS8522BT provides a choice of damping factors, with more choice given as the bandwidth setting increases into the frequency regions classified as jitter. Table 5 shows which damping factors are available for selection at the different bandwidth settings, and what the corresponding jitter transfer approximate gain peak will be.



FINAL

DATASHEET

Table 5 Available Damping Factors for different DPLL Bandwidths, and associated Jitter Peak Values

Bandwidth	Reg. 6B [2:0]	Damping Factor selected	Gain Peak/ dB	
0.1 Hz to 4 Hz	1, 2, 3, 4, 5	5	0.1	
8 Hz	1	2.5	0.2	
	2, 3, 4, 5	5	0.1	
18 Hz	1	1.2	0.4	
	2	2.5	0.2	
	3, 4, 5	5	0.1	
35 Hz	1	1.2	0.4	
	2	2.5	0.2	
	3	5	0.1	
	4, 5	10	0.06	
70 Hz	1	1.2	0.4	
	2	2.5	0.2	
	3	5	0.1	
	4	10	0.06	
	5	20	0.03	

Local Oscillator Clock

The Master system clock on the ACS8522BT should be provided by an external clock oscillator of frequency 12.800 MHz. The clock specification is important for meeting the ITU/ETSI and Telcordia performance requirements for Holdover mode. ITU and ETSI specifications permit a combined drift characteristic, at constant temperature, of all non-temperature-related parameters, of up to 10 ppb per day. The same specifications allow a drift of 1 ppm over a temperature range of 0 to +70°C.

Table 6 ITU and ETSI Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Fraguency Drift	±0.05 ppm/15 seconds @ constant temp.
(Frequency Drift over supply	±0.01 ppm/day @ constant temp.
voltage range of +2.7 V to +3.3 V)	±1 ppm over temp. range 0 to +70°C

Table 7 Telcordia GR-1244 CORE Specification

Parameter	Value
Tolerance	±4.6 ppm over 20 year lifetime
Drift (Frequency Drift	±0.05 ppm/15 seconds @ constant temp.
over supply	±0.04 ppm/15 seconds @ constant temp.
voltage range of +2.7 V to +3.3 V)	±0.28 ppm/over temp. range 0 to +50°C

Telcordia specifications are somewhat tighter, requiring a non-temperature-related drift of less than 40 ppb per day and a drift of 280 ppb over the temperature range 0 to +50 °C. Please contact Semtech for information on crystal oscillator suppliers

Crystal Frequency Calibration

The absolute crystal frequency accuracy is less important than the stability since any frequency offset can be compensated by adjustment of register values in the IC. This allows for calibration and compensation of any crystal frequency variation away from its nominal value. \pm 50 ppm adjustment would be sufficient to cope with most crystals, in fact the range is an order of magnitude larger due to the use of two 8-bit register locations. The setting of the <code>cnfg_nominal_frequency</code> register allows for this adjustment. An increase in the register value increases the output frequencies by 0.0196229 ppm for each LSB step.

Note...The default register value (in decimal) = 39321 (9999 hex) = 0 ppm offset. The minimum to maximum offset range of the register is 0 to 65535 dec, giving an adjustment range of -771 ppm to +514 ppm of the output frequencies, in 0.0196229 ppm steps.

Example: If the crystal was oscillating at 12.800 MHz + 5 ppm, then the calibration value in the register to give a - 5 ppm adjustment in output frequencies to compensate for the crystal inaccuracy, would be:

39321 - (5 / 0.0196229) = 39066 (dec) = 989A (hex).

Output Wander

Wander and jitter present on the output clocks are dependent on:

- ➤ The magnitudes of wander and jitter on the selected input reference clock (in Locked mode)
- ▶ The internal wander and jitter transfer characteristic (in Locked mode)
- ▶ The jitter on the local oscillator clock
- ➤ The wander on the local oscillator clock (in Holdover mode).



FINAL

DATASHEET

Wander and jitter are treated in different ways to reflect their differing impacts on network design. Jitter is always strongly attenuated, whilst wander attenuation can be varied to suit the application and operating state. Wander and jitter attenuation is performed using a digital phase locked loop (DPLL) with a programmable bandwidth. This gives a transfer characteristic of a low pass filter, with a programmable pole. It is sometimes necessary to change the filter dynamics to suit particular circumstances - one example being when locking to a new source, the filter can be opened up to reduce locking time and can then be tightened again to remove wander. A change between different bandwidths for locking and for acquisition is handled automatically within the ACS8522BT.

There may be a phase shift across the ACS8522BT between the selected input reference source and the output clock over time, mainly caused by frequency wander in the external oscillator module. Higher stability XOs will give better performance for MTIE. The oscillator becomes more critical at DPLL bandwidth near to or below 0.1 Hz since the rate of change of the DPLL may be slow compared to the rate of change of the oscillator frequency. Shielding of the OCXO or TCXO can further slow down the rate of change of temperature and hence frequency, thus improving output wander performance.

The phase shift may vary over time but will be constrained to lie within specified limits. The phase shift is characterized using two parameters, MTIE (Maximum Time Interval Error) and TDEV (Time Deviation) which, although being specified in all relevant specifications, differ in acceptable limits in each one.

Typical measurements for the ACS8522BT are shown in Figure 5, for locked mode operation. Figure 6 shows a typical measurement of phase error accumulation in holdover mode operation.

The required performance for phase variation during holdover is specified in several ways and depends on the relevant specification (See References and Associated Documents), for example:

- ETSI ETS-300 462-5, Section 9.1, requires that the short-term phase error during switchover (i.e. locked to holdover to locked) be limited to an accumulation rate no greater than 0.05 ppm during a 15 second interval.
- 2. ETSI ETS-300 462-5, Section 9.2, requires that the long-term phase error in the holdover mode should not exceed:

$$\{(a1 + a2)S + 0.5bS^2 + c\}$$

where

a1 = 50 ns/s (allowance for initial frequency offset)

a2 = 2000 ns/s (allowance for temperature variation)

 $b = 1.16x10^{-4} \text{ ns/s}^2$ (allowance for ageing)

c = 120 ns (allowance for entry into holdover mode).

S = elapsed time (s) after loss of external ref. input

- 3. ANSI Tin1.101-1999, Section 8.2.2, requires that the phase variation be limited so that no more than 255 slips (of 125 µs each) occur during the first day of holdover. This requires a frequency accuracy better than:
 - $((24x60x60)+(255x125\mu s))/(24x60x60) = 0.37 ppm$ Temperature variation is not restricted, except to within the normal bounds of 0°C to 50°C.
- 4. Telcordia GR-1244-CORE, Section 5.2, shows that an initial frequency offset of 50 ppb is permitted on entering holdover, whilst a drift over temperature of 280 ppb is allowed; an allowance of 40 ppb is permitted for all other effects.
- 5. ITU G.822, Section 2.6, requires that the slip rate during category (b) operation (interpreted as being applicable to holdover mode operation) be limited to less than 30 slips (of 125 µs each) per hour.

 $((60 \times 60) + (30 \times 125 \mu s))/(60 \times 60)) = 1.042 ppm$

Figure 5 Maximum Time Interval Error and Time Deviation of TO PLL Output Port





Figure 6 Phase Error Accumulation of TO PLL Output Port in Holdover Mode





FINAL

DATASHEET

Jitter and Wander Transfer

The ACS8522BT has a programmable jitter and wander transfer characteristic. This is set by the DPLL bandwidth. The -3 dB jitter transfer attenuation point can be set in the range from 0.1 Hz to 70 Hz in 10 steps. The wander and jitter transfer characteristic is shown in Figure 7. Wander on the local oscillator clock will not have a significant effect on the output clock whilst in Locked mode, provided that the DPLL bandwidth is set high enough so that the DPLL can compensate quickly enough for any frequency changes in the crystal.

In free-run or holdover mode, wander on the crystal is more significant. Variation in crystal temperature or supply voltage and ageing cause drifts in operating frequency. These effects must be limited by careful selection of a suitable component for the local oscillator, as specified in the section See Local Oscillator Clock.

Phase Build-out


Phase build-out (PBO) is the function to minimize phase transients on the output SEC clock during input reference switching. If the currently selected input reference clock source is lost (due to a short interruption, out of frequency detection, or complete loss of reference) the second, next highest priority reference source will be selected, and a PBO event triggered.

ITU-T G.813 states that the maximum allowable short-term phase transient response, resulting from a switch from one clock source to another, with holdover mode entered in between, should be a maximum of 1 µs over a 15 second interval. The maximum phase transient or jump should be less than 120 ns at a rate of change of less than 7.5 ppm and the Holdover performance should be better than 0.05 ppm. The ACS8522BT performance is well within this requirement. The typical phase disturbance on clock reference source switching will be less than 5 ns on the ACS8522BT.

When a PBO event is triggered, the device enters a temporary holdover state. When in this temporary state, the phase of the input reference is measured, relative to the output. The device then automatically accounts for any measured phase difference and adds the appropriate phase offset into the DPLL to compensate. Following a PBO event, whatever the phase difference on change of input, the output phase transient is minimized to be no greater than 5 ns.

On the ACS8522BT, PBO can be enabled, disabled or frozen using the serial interface. By default, it is enabled. When PBO is enabled, PBO can also be frozen (at the current offset setting). The device will then ignore any further PBO events occurring on any subsequent reference switch, and maintain the current phase offset. If PBO is disabled

Figure 7 Sample of Wander and Jitter Measured Transfer Characteristics





FINAL

DATASHEET

while the device is in the Locked mode, there may be a phase shift on the output SEC clocks as the DPLL locks back to 0 degrees phase error. The rate of phase shift will depend on the programmed bandwidth. Enabling PBO whilst in the Locked stated will also trigger a PBO event.

PBO Phase Offset

In order to minimize the systematic (average) phase error for PBO, a PBO Phase Offset can be programmed in 0.101 ns steps in the $cnfg_PBO_phase_offset$ register, Reg.72. The range of the programmable PBO phase offset is restricted to ± 1.4 ns. This can be used to eliminate an accumulation of phase shifts in one direction.

Input-to-Output Phase Adjustment

When PBO is off (including Auto-PBO on phase transients), such that the system always tries to align the outputs to the inputs at the 0° position, there is a mechanism provided in the ACS8522BT for precise fine tuning of the output phase position with respect to the input. This can be used to compensate for circuit and board wiring delays. The output phase can be adjusted in 6 ps steps up to 200 ns in a positive or negative direction. The phase adjustment actually changes the phase position of the feedback clock so that the DPLL adjusts the output clock phases to compensate. The rate of change of phase is therefore related to the DPLL bandwidth. For the DPLL to track large instant changes in phase, either Lock8k mode should be on, or the coarse phase detector should be enabled. Register cnfg_phase_offset at Reg. 70 and 71 controls the output phase, which is only used when PBO is off (Reg. 48, Bit 2 = 0 and Reg. 76, Bit 4 = 0).

Input Wander and Jitter Tolerance

The ACS8522BT is compliant to the requirements of all relevant standards, principally ITU Recommendation G.825, ANSI DS1.101-1999, Telcordia GR1244, GR253, G812, G813 and ETS 300 462-5 (1996).

All reference clock inputs have a tight frequency tolerance but a generous jitter tolerance. Pull-in, hold-in and pull-out ranges are specified in Table 8.

Minimum jitter tolerance masks are specified in Figure 8 and Figure 9 and Table 8 and Table 10 respectively.

The ACS8522BT will tolerate wander and jitter components greater than those shown in Figure 8 and Figure 9, up to a limit determined by a combination of the apparent long-term frequency offset caused by wander and the eye-closure caused by jitter (the input source will be rejected if the offset pushes the frequency outside the hold-in range for long enough to be detected, whilst the signal will also be rejected if the eye closes sufficiently to affect the signal purity). Either the Lock8k mode, or one of the extended phase capture ranges should be engaged for high jitter tolerance according to these masks.

All reference clock ports are monitored for quality, including frequency offset and general activity. Single short-term interruptions in selected reference clocks may not cause re- arrangements, whilst longer interruptions, or multiple, short-term interruptions, will cause rearrangements, as will frequency offsets which are sufficiently large or sufficiently long to cause loss-of-lock in the phase-locked loop. The failed reference source will be removed from the priority table and declared as unserviceable, until its perceived quality has been restored to an acceptable level.



FINAL

DATASHEET


Table 8 Input Reference Source Jitter Tolerance

Jitter Tolerance	Frequency Monitor Acceptance Range	Frequency Acceptance Range (Pull-in)	Frequency Acceptance Range (Hold-in)	Frequency Acceptance Range (Pull-out)		
G.703	±16.6 ppm	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))	±4.6 ppm (see Note (i))		
G.783		±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))	±9.2 ppm (see Note (ii))		
G.823						
GR-1244-CORE	=					

Notes: (i) The frequency acceptance and generation range will be ±4.6 ppm around the required frequency when the external crystal frequency accuracy is within a tolerance of ±4.6 ppm.

(ii) The fundamental acceptance range and generation range is ±9.2 ppm with an exact external crystal frequency of 12.800 MHz. This is the default DPLL range, the range is also programmable from 0 to 80 ppm in 0.08 ppm steps.

Figure 8 Minimum Input Jitter Tolerance (OC-3/STM-1)



Note...For inputs supporting G.783 compliant sources.)

Table 9 Amplitude and Frequency Values for Jitter Tolerance (OC-3/STM-1)

STM level	Peak to peak amplitude (unit Interval)					Frequency (Hz)									
	AO	A1	A2	АЗ	A4	F0	F1	F2	F3	F4	F5	F6	F7	F8	F9
STM-1	2800	311	39	1.5	0.15	12 u	178 u	1.6 m	15.6 m	0.125	19.3	500	6.5 k	65 k	1.3



FINAL

DATASHEET

Figure 9 Minimum Input Jitter Tolerance (DS1/E1)




Table 10 Amplitude and Frequency Values for Jitter Tolerance (DS1/E1)

Туре	Spec.	Amplitude	e (UI pk-pk)	Frequency (Hz)				
		A1 A2		F1	F2	F3	F4	
DS1	GR-1244-CORE	5	0.1	10	500	8 k	40 k	
E1	ITU G.823	1.5	0.2	20	2.4 k	18 k	100	

Using the DPLLs for Accurate Frequency and Phase Reporting

The frequency monitors in the ACS8522BT perform frequency monitoring with a programmable acceptable limit of up to ±60.96 ppm. The resolution of the measurement is 3.8 ppm and the measured frequency can be read back from Reg. 4C, with channel selection at Reg. 4B. For more accurate measurement of both frequency and phase, the TO and T4 DPLLs and their phase detectors, can be used to monitor both input frequency and phase. The T0 DPLL is always monitoring the currently locked to source, but if the T4 path is not used then the T4 DPLL can be used as a roving phase and frequency meter. Via software control it could be switched to monitor each input in turn and both the phase and frequency can be reported with a very fine resolution.

The registers sts_current_DPLL_frequency (Reg. OC, OD and O7) report the frequency of either the TO or T4 DPLL with respect to the external crystal XO frequency (after calibration via Reg. 3C, Reg. 3D if used). The selection of T4 or TO DPLL reporting is made via Reg. 4B, Bit 4. The value is a 19-bit signed number with one LSB representing 0.0003068 ppm (range of ±80 ppm).

This value is actually the integral path value in the DPLL, and as such corresponds to an averaged measurement of the input frequency, with an averaging time inversely proportional to the DPLL bandwidth setting. Reading this regularly can show how the currently locked source is varying in value e.g. due to frequency wander on its input.

The input phase, as seen at the DPLL phase detector, can be read back from register sts_current_phase, Reg. 77 and 78. TO or T4 DPLL phase detector reporting is again controlled by Reg. 4B, Bit 4. One LSB corresponds to approximately 0.7 degrees phase difference. For the T0 DPLL this will be reporting the phase difference between the input and the internal feedback clock. The phase result is internally averaged or filtered with a -3 dB attenuation point at approximately 100 Hz. For low DPLL bandwidths, 0.1 Hz for example, this measured phase information from the T0 DPLL gives input phase wander in the frequency band from for example 0.1 Hz to 100 Hz. This could be used to give a crude input MTIE measurement up to an observation period of approximately 1000 seconds using external software.

In addition, the T4 DPLL phase detector can be used to make a phase measurement between two inputs.

Reg. 65, Bit 7 is used to switch one input to the T4 phase detector over to the current T0 input.



FINAL

DATASHEET

The other phase detector input remains connected to the selected T4 input source, the selected source can be forced via Reg. 35, Bits 3:0, or changed via the T4 priority (Reg. 19 to 1C, when Reg. 4B, Bit 4 = 1).

Consequently the phase detector from the T4 DPLL could be used to measure the phase difference between the currently selected source and the stand-by source, or it could be used to measure the phase wander of all stand-by sources with respect to the current source by selecting each input in sequence. An MTIE and TDEV calculation could be made for each input via external processing.

MFrSync and FrSync Alignment-SYNC2K

The SYNC2K input will normally be a 2 kHz frequency and only its falling edge is used. It can however be at a frequencies of 4 kHz or 8 kHz without any change to the register setups. Only alignment of the 8 kHz will be achieved in this case.

Safe sampling of the SYNC2K input is achieved by using the currently selected clock reference source to do the input sampling. This is based on the principle that FrSync alignment is being used on a Slave device that is locked to the clock reference of a Master device that is also providing the 2 kHz SYNC2K input. Phase Build-out mode should be off (Reg. 48, Bit 2 = 0). The 2 kHz MFrSync output from the Master device has its falling edge aligned with the falling edge of the other output clocks, hence the SYNC2K input is normally sampled on the rising edge of the current input reference clock, in order to provide the most margin. Some modification of the expected timing of the SYNC2K with respect to the reference clock can be achieved via Reg. 7B, Bits [1:0]. This allows for the SYNC2K input to arrive either half a reference clock cycle early or up to one and a half cycle late, hence allowing a safe sampling margin to be maintained.

A different sampling resolution is used depending on the input reference frequency and the setting of Reg. 7B, <code>cnfg_sync_phase</code>, Bit 6 <code>indep_FrSync/MFrSync</code>. With this bit <code>Low</code>, the SYNC2K input sampling has a 6.48 MHz resolution, this being the preferred reference frequency to lock to from the Master, in conjunction with the SYNC2K 2 kHz, since it gives the most timing margin on the sampling and aligns all of the higher rate OC-3 derived clocks. When Bit 6 is <code>High</code> the SYNC2K can have a sampling resolution of either 19.44 MHz (when the current locked to reference is 19.44 MHz) or 38.88 MHz (all other frequencies).

This would allow for instance a 19.44 MHz and 2 kHz pair to be used for Slave synchronization or for Line card synchronization. Reg. 7B Bit 7, *indep_FrSync/MFrSync* controls whether the 2 kHz MFrSync and 8 kHz FrSync outputs keep their precise alignment with the other output clocks.

When indep_FrSync/MFrSync Reg. 7B Bit 7 is Low the FrSyncs and the other higher rate clocks are not independent and their alignment on the falling 8kHz edge is maintained. This means that when Bit Sync_OC-N_rates is High, the OC-N rate dividers and clocks are also synchronized by the SYNC2K input. On a change of phase position of the SYNC2K, this could result in a shift in phase of the 6.48 MHz output clock when a 19.44 MHz precision is used for the SYNC2K input. To avoid disturbing any of the output clocks and only align the MFrSync and FrSync outputs, at the chosen level of precision, then independent Frame Sync mode can be used (Reg. 7B, bit 7 = 1). Edge alignment of the FrSync output with other clocks outputs may then change depending on the SYNC2K sampling precision used. For example with a 19.44 MHz reference input clock and Reg. 7B, bits 6 & 7 both High (independent mode and Sync OC-N rates), then the FrSync output will still align with the 19.44 MHz output but not with the 6.48 MHz output clock.

The FrSync and MFrSync outputs always come from the TO DPLL path. 2kHz and 8kHz outputs can also be produced at the O1 to O4 outputs. These can come from either the TO DPLL or from the T4 DPLL, controlled by Reg. 7A, bit 7.

If required, this allows the T4 DPLL to be used as a separate PLL for the FrSync and MFrSync path with a 2 kHz input and 2 kHz and 8 kHz Frame Sync outputs.

Output Clock Ports

The device supports a set of main output clocks, O1 to O4 and a pair of secondary Sync outputs, FrSync and MFrSync. The four main output clocks are independent of each other and are individually selectable. The two secondary output clocks, FrSync and MFrSync, are derived from the TO path only. The frequencies of the main output clocks are selectable from a range of predefined spot frequencies as defined in Table 11. Output technologies are TTL/CMOS for all outputs except O1 which can be PECL or LVDS.



FINAL

DATASHEET

PECL/LVDS Output Port Selection

The choice of PECL or LVDS compatibility for output O1 is programmed via the *cnfg_differential_outputs* register, Reg. 3A.

Output Frequency Selection and Configuration

The output frequency of outputs 01 to 04 is controlled by a number of interdependent parameters. These parameters control the selections within the various blocks shown in Figure 10.

The ACS8522BT contains two main DPLL/APLL paths, TO and T4. Whilst they are largely independent, there are a number of ways in which these two structures can interact. Figure 10 is an expansion of Figure 1 showing the PLL paths in more detail.

TO DPLL and APLLs

The TO DPLL always produces 77.76 MHz regardless of either the reference frequency (frequency at the input pin of the device) or the locking frequency (frequency at the input of the DPLL Phase and Frequency Detector (PFD)).

The input reference is either passed directly to the PFD or via a pre-divider (not shown) to produce the reference input. The feedback 77.76 MHz is either divided or synthesized to generate the locking frequency.

Digital Frequency Synthesis (DFS) is a technique for generating an output frequency using a higher frequency system clock (204.8 MHz in the case of the 77.76 MHz synthesis). However, the edges of the output clock are not ideally placed in time, since all edges of the output clock will be aligned to the active edge of the system clock. This will mean that the generated clock will inherently have jitter on it equivalent to one period of the system clock.

The TO 77M forward DFS block uses DFS clocked by the 204.8 MHz system clock to synthesize the 77.76 MHz and, therefore, has an inherent 4.9 ns of pk-pk jitter. There is an option to use an APLL, the TO feedback APLL, to filter out this jitter before the 77.76 MHz is used to generate the feedback locking frequency in the TO feedback DFS block. This analog feedback option allows a lower jitter (<1 ns) feedback signal to give maximum performance. The digital feedback option is present so that when the output path is switched to digital feedback the two paths remain synchronized.

The TO 77M forward DFS block is also the block that handles Phase Build-out and any phase offset programmed into the device. Hence, the TO 77M forward DFS and the TO 77M output DFS blocks are locked in frequency but may be offset in phase.

The TO 77M output DFS block also uses the 204.8 MHz system clock and always generates 77.76 MHz for the output clocks (with inherent 4.9 ns of jitter). This is fed to another DFS block and to the TO output APLL. The low frequency TO LF output DFS block is used to produce three frequencies; two of them, Digital 1 and Digital 2, are available for selection to be produced at outputs 01 to O4, and the third frequency can produce multiple E1/DS1 rates via the filtering APLLs. The input clock to the TO LF output DFS block is either 77.76 MHz from the TO output APLL (post jitter filtering) or 77.76 MHz direct from the TO 77M output DFS. Utilizing the clock from the TO output APLL will result in lower jitter outputs from the TO LF output DFS block. However, when the input to the TO APLL is taken from the TO LF output DFS block, the input to that block comes directly from the TO 77M output DFS block so that a "loop" is not created.

The TO output APLL is for multiplying and filtering. The input to the TO output APLL can be either 77.76 MHz from the TO 77M output DFS block or an alternative frequency from the TO LF output DFS block (offering 77.76 MHz, 12E1, 16E1, 24DS1 or 16DS1). The frequency from the TO output APLL is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The TO output APLL is subsequently divided by 1, 2, 4, 6, 8, 12, 16 and 48 and these are available at the O1 to O4 outputs.

TO Ethernet Modes

The device includes an Ethernet clock generator synchronized to the 77.76 MHz output DFS of the TO path. The APLLs and clock dividers associated with this path are controlled via the <code>cnfg_output_frequency</code> register (Reg 20).

By default, the Ethernet clock path is enabled and can be used to generate frequencies of 25 MHz, 50 MHz, 62,5 MHz or 125 MHz, which are available for output via 01 to 04 selected via Reg 60 to Reg 62. For applications that do not require Ethernet frequencies, to conserve power it is recommended that the Ethernet clock path is disabled.



FINAL

DATASHEET


T4 DPLL & APLL

The T4 path is much simpler than the T0 path. This path offers no phase build-out or phase offset. The T4 input can be used to either lock to a reference clock input independent of the T0 path, or lock to the T0 path. Unlike the T0 path, the T4 forward DFS block does not always generate 77.76 MHz. The possible frequencies are listed in the table.

Similar to the TO path, the output of the T4 forward DFS block is generated using DFS clocked by the 204.8 MHz system clock and will have an inherent jitter of 4.9 ns.

The T4 feedback DFS also has the facility to be able to use the post T4 APLL (jitter-filtered) clock to generate the feedback locking frequency. Again, this will give the maximum performance by using a low jitter feedback.

Figure 10 PLL Block Diagram



The T4 output APLL is also for multiplying and filtering. The input to the block can come from the T4 forward DFS block or from the T0 path. The input to the T4 output APLL can be programmed to be one of the following:

- (a) Output from the T4 forward DFS block (12E1, 24DS1, 16E1, 16DS1, E3, DS3, OC-N),
- (b) 12E1 from TO,
- (c) 16E1 from TO,
- (d) 24DS1 from TO,
- (e) 16DS1 from TO.

The frequency generated from the T4 output APLL block is four times its input frequency i.e. 311.04 MHz when used with a 77.76 MHz input. The T4 output APLL is subsequently divided by 2, 4, 8, 12, 16, 48 and 64 and these are available at the O1 to O4 outputs.

The outputs O1 to O4 are driven from either the T4 or the T0 path. The FrSync and MFrSync outputs are always generated from the T0 path. Reg.7A bit 7 selects whether the source of the 2 kHz and 8 kHz outputs available from O1 to O4 is derived from either the T0 or the T4 paths.



FINAL

DATASHEET

Output Frequency Configuration Steps

The output frequency selection is performed in the following steps:

- Does the application require the use of the T4 path as an independent PLL path or not. If not, then the T4 path can be utilized to produce extra frequencies locked to the T0 path.
- 2. Refer to Table 13 to choose a set of output frequencies one for each path. Only one set of

- frequencies can be generated simultaneously from each path.
- 3. Refer to Table 13 to determine the required APLL frequency to support the frequency set.
- 4. Refer to Table 14 and Table 15 to determine the mode in which the TO and T4 paths are to be configured, considering the output jitter level.
- 5. Refer to Table 16 and the column headings in Table 13 to select the appropriate frequency from either of the APLLs on each output as required.

Table 11 Output Reference Source Selection Table

Port Name	Output Port Technology	Frequencies Supported	
01	LVDS/PECL (LVDS default)		
02	TTL/CMOS	requency selection as per Table 12 and Table 16	
03	TTL/CMOS		
04	TTL/CMOS		
FrSync	TTL/CMOS	FrSync, 8 kHz programmable pulse width and polarity, see Reg. 7A.	
MFrSync	TTL/CMOS	MFrSync, 2 kHz programmable pulse width and polarity, see Reg. 7A.	

Note...1.544 MHz/2.048 MHz are shown for SONET/SDH respectively. Pin SONSDHB controls default, when High SONET is default.

Table 12 Output Frequency Selection

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
2 kHz		77.76 MHz Analog	-	-	60	0.6
2 kHz		Any digital feedback mode	-	-	1400	5
8 kHz		77.76 MHz Analog	-	-	60	0.6
8 kHz		Any digital feedback mode	-	-	1400	5
1.536	(not 04)	-	12E1 mode	Select T4 DPLL	500	2.3
1.536	(not 04)	-	-	Select TO DPLL 12E1	250	1.5
1.544	(not 04)	-	16DS1 mode	Select T4 DPLL	200	1.2
1.544	(not O4)	-	-	Select TO DPLL 16DS1	150	1.0
1.544	via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)		
					rms (ps)	pk-pk (ns)	
1.544	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18	
2.048		-	12E1 mode	Select T4 DPLL	500	2.3	
2.048		-	-	Select TO DPLL 12E1	250	1.5	
2.048	(not O4)	-	16E1 mode	Select T4 DPLL	400	2.0	
2.048	(not O4)	-	-	Select TO DPLL 16E1	220	1.2	
2.048	(not O1)	12E1 mode	-	-	900	4.5	
2.048	via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13	
2.048	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18	
2.059		-	16DS1 mode	Select T4 DPLL	200	1.2	
2.059		-	-	Select TO DPLL 16DS1	150	1.0	
2.059	(not O1)	16DS1 mode	-	-	760	2.6	
2.316	(not O4)	-	24DS1 mode	Select T4 DPLL	110	0.75	
2.316	(not O4)	-	-	Select TO DPLL 24DS1	110	0.75	
2.731		-	16E1 mode	Select T4 DPLL	400	1.5	
2.731		-	-	Select TO DPLL 16E1	220	1.2	
2.731	(not O1)	16E1 mode	-	-	250	1.6	
2.796	(not O4)	-	DS3 mode	Select T4 DPLL	110	1.0	
3.088		-	24DS1 mode	Select T4 DPLL	110	0.75	
3.088		-	-	Select TO DPLL 24DS1	110	0.75	
3.088	(not O1)	24DS1 mode	-	-	110	0.75	
3.088	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13	
3.088	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18	
3.728		-	DS3 mode	Select T4 DPLL	110	1.0	
4.096	via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13	
4.096	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18	
4.296	(not 04)	-	E3 mode	Select T4 DPLL	120	1.0	
4.86	(not O4)	-	77.76 MHz mode	Select T4 DPLL	60	0.6	
		1	1	1	1	1	



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)		TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
					rms (ps)	pk-pk (ns)
5.728		-	E3 mode	Select T4 DPLL	120	1.0
6.144		12E1 mode	-	-	900	4.5
6.144		-	12E1 mode	Select T4 DPLL	500	2.3
6.144		-	-	Select TO DPLL 12E1	250	1.5
6.176		16DS1 mode	-	-	760	2.6
6.176		-	16DS1 mode	Select T4 DPLL	200	1.2
6.176		-	-	Select TO DPLL 16DS1	150	1.0
6.176	via Digital1, or Digital2 (not 01)	77.76 MHz Analog	-	-	3800	13
6.176	via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
6.48		-	77.76 MHz mode	Select T4 DPLL	60	0.6
6.48	(not 01)	77.76 MHz analog	-	-	60	0.6
6.48	(not 01)	77.76 MHz digital	-	-	60	0.6
8.192		12E1 mode	-	-	900	4.5
8.192		16E1 mode	-	-	250	1.6
8.192		-	16E1 mode	Select T4 DPLL	400	2.0
8.192		-	-	Select TO DPLL 16E1	220	1.2
8.192	via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13
8.192	via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
8.235		16DS1 mode	-	-	760	2.6
9.264		24DS1 mode	-	-	110	0.75
9.264		-	24DS1 mode	Select T4 DPLL	110	0.75
9.264		-	-	Select TO DPLL 24DS1	110	0.75
10.923		16E1 mode	-	-	250	1.6
11.184		-	DS3 mode	Select T4 DPLL	110	1.0
12.288		12E1 mode	-	-	900	4.5
12.288		-	12E1 mode	Select T4 DPLL	500	2.3
12.288		-	-	Select TO DPLL 12E1	250	1.5
12.352		24DS1 mode	-	-	110	0.75



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
12.352	16DS1 mode	-	-	760	2.6
12.352	-	16DS1 mode	Select T4 DPLL	200	1.2
12.352	-	-	Select TO DPLL 16DS1	150	1.0
12.352 via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13
12.352 via Digital1, or Digital2 (not 01)	Any digital feedback mode	-	-	3800	18
16.384	12E1 mode	-	-	900	4.5
16.384	16E1 mode	-	-	250	1.6
16.384	-	16E1 mode	Select T4 DPLL	400	2.0
16.384	-	-	Select TO DPLL 16E1	220	1.2
16.384 via Digital1, or Digital2 (not O1)	77.76 MHz Analog	-	-	3800	13
16.384 via Digital1, or Digital2 (not O1)	Any digital feedback mode	-	-	3800	18
16.469	16DS1 mode	-	-	760	2.6
17.184	-	E3 mode	Select T4 DPLL	120	1.0
18.528	24DS1 mode	-	-	110	0.75
18.528	-	24DS1 mode	Select T4 DPLL	110	0.75
18.528	-	-	Select TO DPLL 24DS1	110	0.75
19.44	77.76 MHz analog	-	-	60	0.6
19.44	77.76 MHz digital	-	-	60	0.6
19.44	-	77.76MHz mode	Select T4 DPLL	60	0.6
21.845	16E1 mode	-	-	250	1.6
22.368	-	DS3 mode	Select T4 DPLL	110	1.0
24.576	12E1 mode	-	-	900	4.5
24.576	-	12E1 mode	Select T4 DPLL	500	2.3
24.576	-	-	Select TO DPLL 12E1	250	1.5
24.704	24DS1 mode	-	-	110	0.75
24.704	16DS1 mode	-	-	760	2.6
24.704	-	16DS1 mode	Select T4 DPLL	200	1.2
24.704	-	-	Select TO DPLL 16DS1	150	1.0



FINAL

DATASHEET

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter Level (typ)	
				rms (ps)	pk-pk (ns)
25.0	77.76 MHz analog	-	-	90.2	0.76
25.0	77.76 MHz digital	-	-	83.5	0.65
25.92	77.76 MHz analog	-	-	60	0.6
25.92	77.76 MHz digital	-	-	60	0.6
32.768	16E1 mode	-	-	250	1.6
32.768	-	16E1 mode	Select T4 DPLL	400	2.0
32.768	-	-	Select TO DPLL 16E1	220	1.2
34.368	-	E3 mode	Select T4 DPLL	120	1.0
37.056	24DS1 mode	-	-	110	0.75
37.056	-	24DS1 mode	Select T4 DPLL	110	0.75
37.056	-	-	Select TO DPLL 24DS1	110	0.75
38.88	77.76 MHz analog	-	-	60	0.6
38.88	77.76 MHz digital	-	-	60	0.6
38.88	-	77.76 MHz mode	Select T4 DPLL	60	0.6
44.736	-	DS3 mode	Select T4 DPLL	110	1.0
49.152 (O4 only)	-	12E1 mode	Select T4 DPLL	500	2.3
49.152 (O4 only)	-	-	Select TO DPLL 12E1	250	1.5
49.152 (O1 only)	12E1 mode	-	-	900	4.5
49.408 (O4 only)	-	16DS1 mode	Select T4 DPLL	200	1.2
49.408 (04 only)	-	-	Select TO DPLL 16DS1	150	1.0
49.408 (O1 only)	16DS1 mode	-	-	760	2.6
50.0	77.76 MHz analog	-	-	76.9	0.73
50.0	77.76 MHz digital	-	-	61.6	0.6
51.84	77.76 MHz analog	-	-	60	0.6
51.84	77.76 MHz digital	-	-	60	0.6
62.5	77.76 MHz analog	-	-	68.2	0.56
62.5	77.76 MHz digital	-	-	70.0	0.58
65.536 (O4 only)	-	16E1 mode	Select T4 DPLL	400	2.0
65.536 (O4 only)	-	-	Select TO DPLL 16E1	220	1.2



FINAL

DATASHEET

Table 12 Output Frequency Selection (cont...)

Frequency (MHz, unless stated otherwise)	TO DPLL Mode	T4 DPLL Mode	T4 APLL Input Mux	Jitter L	evel (typ)
				rms (ps)	pk-pk (ns)
65.536 (O1 only)	16E1 mode	-	-	250	1.6
68.736	-	E3 mode	Select T4 DPLL	120	1.0
74.112 (O4 only)	-	24DS1 mode	Select T4 DPLL	110	0.75
74.112 (O4 only)	-	-	Select TO DPLL 24DS1	110	0.75
74.112 (O1 only)	24DS1 mode	-	-	110	0.75
77.76	77.76 MHz analog	-	-	60	0.6
77.76	77.76 MHz digital	-	-	60	0.6
77.76	-	77.76 MHz mode	Select T4 DPLL	60	0.6
89.472 (O4 only)	-	DS3 mode	Select T4 DPLL	110	1.0
98.304 (O1 only)	12E1 mode	-	-	900	4.5
98.816 (O1 only)	16DS1 mode	-	-	760	2.6
125.0	77.76 MHz analog	-	-	76.8	0.57
125.0	77.76 MHz digital	-	-	66.42	0.53
131.07 (O1 only)	16E1 mode	-	-	250	1.6
137.47 (O4 only)	-	E3 mode	Select T4 DPLL	120	1.0
148.22 (O1 only)	24DS1 mode	-	-	110	0.75
155.52 (O4 only)	-	77.76 MHz mode	Select T4 DPLL	60	0.6
155.52 (O1 only)	77.76 MHz analog	-	-	60	0.6
155.52 (O1 only)	77.76 MHz digital	-	-	60	0.6
311.04 (O1 only)	77.76 MHz analog	-	-	60	0.6
311.04 (O1 only)	77.76 MHz digital	-	-	60	0.6



FINAL

DATASHEET

Table 13 Frequency Divider Look-up

APLL Frequency	APLL/2	APLL/4	APLL/6	APLL/8	APLL/12	APLL/16	APLL/48	APLL/64
311.04	155.52	77.76	51.84	38.88	25.92	19.44	6.48	4.86
274.944	137.472	68.376	-	34.368	-	17.184	5.728	4.296
178.944	89.472	44.736	-	22.368	-	11.184	3.728	2.796
148.224	74.112	37.056	24,704	18.528	12.352	9.264	3.088	2.316
131.072	65.536	32.768	21.84533	16.384	10.92267	8.192	2.730667	2.048
98.816	49.408	24.704	16.46933	12.352	8.234667	6.176	2.058667	1.544
98.304	49.152	24.576	16.384	12.288	8.192	6.144	2.048	1.536

Note...All frequencies in MHz



FINAL

DATASHEET

Table 14 TO APLL Frequencies

TO APLL Frequency	TO Mode	TO DPLL Frequency Control Register Bits Reg. 65 Bits[2:0]	Output Jitter Level ns (pk-pk)
311.04 MHz	Normal (digital feedback)	000	<0.5
311.04 MHz	Normal (analog feedback)	001	<0.5
98.304 MHz	12E1 (digital feedback)	010	<2
131.072 MHz	16E1 (digital feedback)	011	<2
148.224 MHz	24DS1 (digital feedback)	100	<2
98.816 MHz	16DS1 (digital feedback)	101	<2
-	Do not use	110	-
-	Do not use	111	-

Table 15 T4 APLL Frequencies

T4 APLL Frequency			T4 DPLL Freq. Control Register Bits Reg. 64 Bits [2:0]	T4 APLL for T0 Enable Register Bit Reg. 65 Bit 6	TO Freq. to T4 APLL Register Bits Reg. 65 Bits [5:4]	Output Jitter Level ns (pk-pk)
311.04 MHz	Squelched	77.76	000	0	XX	<0.5
311.04 MHz	Normal	77.76	001	0	XX	<0.5
98.304 MHz	12E1	24.576	010	0	XX	<0.5
131.072 MHz	16E1	32.768	011	0	XX	<0.5
148.224 MHz	24DS1	37.056 (2*18.528)	100	0	XX	<0.5
98.816 MHz	16DS1	24.704	101	0	XX	<0.5
274.944 MHz	E3	68.736 (2*34.368)	110	0	XX	<0.5
178.944 MHz	DS3	44.736	111	0	XX	<0.5
98.304 MHz	T0-12E1	-	XXX	1	00	<2
131.072 MHz	T0-16E1	-	XXX	1	01	<2
148.224 MHz	T0-24DS1	-	XXX	1	10	<2
98.816 MHz	T0-16DS1	-	XXX	1	11	<2



FINAL

DATASHEET

Table 16 O1 to O4 Sonet Output Frequency Selection

	Output Frequency for given Value in Register for each Output Port's cnfg_output_frequency Re								
Value in Register	Reg. 20[5] = 0 01, Reg. 62 Bits [7:4]	Reg. 20[1] = 0 02, Reg. 60 Bits [7:4]	Reg. 20[2] = 0 03, Reg. 61 Bits [3:0]	Reg. 20[4] = 0 04, Reg. 62 Bits [3:0]					
0000	Off	Off	Off	Off					
0001	2 kHz	2 kHz	2 kHz	2 kHz					
0010	8 kHz	8 kHz	8 kHz	8 kHz					
0011	TO APLL/2	Digital2	Digital2	Digital2					
0100	Digital1	Digital1	Digital1	Digital1					
0101	TO APLL/1	TO APLL/48	TO APLL/48	TO APLL/48					
0110	TO APLL/16	TO APLL/16	TO APLL/16	TO APLL/16					
0111	TO APLL/12	TO APLL/12	TO APLL/12	TO APLL/12					
1000	TO APLL/8	TO APLL/8	TO APLL/8	TO APLL/8					
1001	TO APLL/6	TO APLL/6	TO APLL/6	TO APLL/6					
1010	TO APLL/4	TO APLL/4	TO APLL/4	TO APLL/4					
1011	T4 APLL/64	T4 APLL/64	T4 APLL/64	T4 APLL/2					
1100	T4 APLL/48	T4 APLL/48	T4 APLL/48	T4 APLL/48					
1101	T4 APLL/16	T4 APLL/16	T4 APLL/16	T4 APLL/16					
1110	T4 APLL/8	T4 APLL/8	T4 APLL/8	T4 APLL/8					
1111	T4 APLL/4	T4 APLL/4	T4 APLL/4	T4 APLL/4					

Table 17 01 to 04 Ethernet Output Frequency Selection

	Output Frequency for given Value in Register for each Output Port's cnfg_output_frequency Register								
Value in Register	Reg. 20[5] = 1 01, Reg. 62 Bits [7:4]	Reg. 20[1] = 1 02, Reg. 60 Bits [7:4]	Reg. 20[2] = 1 03, Reg. 61 Bits [3:0]	Reg. 20[4] = 1 04, Reg. 62 Bits [3:0]					
XX00	25 MHz	25 MHz	25 MHz	25 MHz					
XX01	50 MHz	50 MHz	50 MHz	50 MHz					
XX10	62.5 MHz	62.5 MHz	62.5 MHz	62.5 MHz					
XX11	125 MHz	125 MHz	125 MHz	125 MHz					




FINAL

DATASHEET

Digital Frequencies

It can be seen in Table 16 that frequencies listed as Digital 1 and Digital 2 can be selected. Digital 1 is a single frequency selected from the range shown in Table 18. Digital2 is another single frequency selected from the same range. The TO LF output DFS block shown in the diagram and clocked either by the TO 77M output DFS block or via the TO output APLL, generates these two frequencies. The input clock frequency of the DFS is always 77.76 MHz and as such has a period of approximately 12 ns. The jitter generated on the Digital outputs is relatively high, due to the fact that they do not pass through an APLL for jitter filtering. The minimum level of jitter is when the TO path is in analog feedback mode, when the pk-pk jitter will be approximately 12 ns (equivalent to a period of the DFS clock). The maximum jitter is generated when in digital feedback mode, when the total is approximately 17 ns.


Figure 11 Control of 8k Options.



FrSync, MFrSync, 2 kHz and 8 kHz Clock Outputs

It can be seen from Table 16 that frequencies listed as 2 kHz and 8 kHz can be selected. Whilst the FrSync and MFrSync outputs are always supplied from the T0 path, the 2 kHz and 8 kHz options available from the O1 to O4 outputs are all supplied from either the T0 or T4 path (Reg. 7A bit 7).

The outputs can be clocks (50:50 mark-space) or pulses and can be inverted. When pulses are configured on the output, the pulse width will be one cycle of the output of 03 (03 must be configured to generate at least 1544 kHz to ensure that pulses are generated correctly). Figure 11 shows the various options with the 8 kHz controls in Reg. 7A. There is an identical arrangement with Reg. 7A bits [1:0] and the 2 kHz/MFrSync outputs. Outputs FrSync and MFrSync can be disabled via Reg. 63 bits [7:6].



F8522_016outputoptions8k_01

Table 18 Digital Frequency Selections

Digital1 Control Reg.39 Bits [5:4]	Digital1 SONET/ SDH Reg. 38 Bit5	Digital1 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352

Digital2 Control Reg. 39 Bits[7:6]	Digital2 SONET/SDH Reg.38 Bit6	Digital2 Freq. (MHz)
00	0	2.048
01	0	4.096
10	0	8.192
11	0	16.384
00	1	1.544
01	1	3.088
10	1	6.176
11	1	12.352



FINAL

DATASHEET

Power-On Reset

The Power-On Reset (PORB) pin resets the device if forced Low. The reset is asynchronous, the minimum Low pulse width is 5 ns. Reset is needed to initialize all of the register values to their defaults. Reset must be asserted at power on, and may be re-asserted at any time to restore defaults. This is implemented simply using an external capacitor to GND along with the internal pull-up resistor. The ACS8522BT is held in a reset state for 250 ms after the PORB pin has been pulled High. In normal operation PORB should be held High.

Serial Interface

The ACS8522BT device has a serial interface which can be SPI compatible. The Motorola SPI convention is that address and data are transmitted and received MSB first. On the ACS8522BT, address and data are transmitted and received LSB first.

Address, read/write control and data on the SDI pin are latched into the device on the rising edge of the SCLK. During a read operation, serial data output on the SDO pin can be read out of the device on either the rising or falling edge of the SCLK depending on the logic level of CLKE. For standard Motorola SPI compliance, data should be clocked out of the SDO pin on the rising edge of the SCLK so that it may be latched into the microprocessor on the falling edge of the SCLK. Figure 12 and Figure 13 show the timing diagrams of write and read accesses for this interface.

During read access, the output data SDO is clocked out on the rising edge of SCLK when the active edge selection control bit CLKE is 0 and on the falling edge when CLKE is 1.

The serial interface clock (SCLK) is not required to run between accesses (i.e., when CSB = 1).

Figure 12 and Figure 13 show the timing diagrams of read and write accesses for this mode.

F8526D_013ReadAccSerial_01

ADVANCED COMMS & SENSING

FINAL

DATASHEET

Figure 12 Read Access Timing for SERIAL Interface




Table 19 Read Access Timing for SERIAL Interface (see Figure 12)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{d1}	Delay SCLK _{rising edge} (SCLK _{falling edge} for CLKE = 1) to SDO valid	-	-	18 ns
t _{d2}	Delay CSB _{rising edge} to SDO high-Z	-	-	16 ns
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge} , for CLKE = 0 Hold CSB Low after SCLK _{falling edge} , for CLKE = 1	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-

FINAL

DATASHEET

Figure 13 Write Access Timing for SERIAL Interface




Table 20 Write Access Timing for SERIAL Interface (see Figure 13)

Symbol	Parameter	MIN	TYP	MAX
t _{su1}	Setup SDI valid to SCLK _{rising edge}	4 ns	-	-
t _{su2}	Setup CSB _{falling edge} to SCLK _{rising edge}	14 ns	-	-
t _{pw1}	SCLK Low time	22 ns	-	-
t _{pw2}	SCLK High time	22 ns	-	-
t _{h1}	Hold SDI valid after SCLK _{rising edge}	6 ns	-	-
t _{h2}	Hold CSB Low after SCLK _{rising edge}	5 ns	-	-
t _p	Time between consecutive accesses (CSB _{rising edge} to CSB _{falling edge})	10 ns	-	-



FINAL

DATASHEET

Register Map

Each register, or register group, is described in the register map (Table 21) and the subsequent description tables.

Register Organization

The registers of the ACS8522B are identified by name and corresponding hexadecimal address. They are presented here in ascending order of address, and each register is organized with the most-significant bit in the left-most position, and bit significance decreasing towards the right-most bit. Some registers carry separate data fields of various sizes, from single-bit values (e.g. flags) upwards. Several data fields occupy multiple registers, as shown in Table 21. Shaded areas in the map are "don't care," and writing to them will not affect any function of the device. Bits labelled "Set to 0" or "Set to 1" must be set as stated during initialization of the device following power- up or power-on reset. Failure to correctly set these bits may cause the device to operate in an unexpected way.

CAUTION! Do not write to any undefined register addresses as this may cause the device to operate in a test mode. If an undefined register has been inadvertently addressed, the device should be reset to ensure the undefined registers are at default values.

Multi-word Registers

For multi-word registers (e.g. Reg. 70 and 71), all the words must be written to their separate addresses, without any other access taking place, before their combined value can take effect. If the sequence is interrupted, the sequence of writes will be ignored. Reading a multi-word address freezes the other address words of a multi-word address so that the bytes all correspond to the same complete word.

Register Access

Most registers are of one of two types, configuration registers or status registers, the exceptions being the *chip_id* and *chip_revision* registers. Configuration registers may be written to or read from at any time (the complete 8-bit register must be written, even if only one bit is being modified). All status registers may be read at any time and, in some status registers (such as the *sts_interrupts* register).

Any individual data field can be cleared by writing a 1 into each bit of the field (writing a 0 does not affect the value of the bit).

Configuration Registers

Each configuration register reverts to a default value on power-up or following a reset. Most default values are fixed, but some can be pin-set. All configuration registers can be read out over the serial port.

Status Registers

The Status Registers contain readable registers. They may all be read from outside the chip but are not writeable from outside the chip (except for a clearing operation). All status registers are read via shadow registers to avoid data hits due to dynamic operation.

Interrupt Enable and Clear

Interrupt requests are flagged on pin INTREQ; the active state (*High* or *Low*) is programmable and the pin can either be driven, or set to high impedance when non-active (Reg 7D refers).

Bits in the interrupt status register are set (*High*) by the following conditions;

- 1. Any reference source becoming valid or going invalid.
- 2. A change in the operating state (e.g. Locked, Holdover
- 3. A brief loss of the currently selected reference source.

All interrupt sources, see Reg. 05, Reg. 06 and Reg. 08, are maskable via the mask register, each one being enabled by writing a 1 to the appropriate bit. Any unmasked bit set in the interrupt status register will cause the interrupt request pin to be asserted. All interrupts are cleared by writing a 1 to the bit(s) to be cleared in the status register. When all pending unmasked interrupts are cleared the interrupt pin will go inactive.

Defaults

Each Register is given a defined default value at reset and these are listed in the Map and Description Tables. However, some read-only status registers may not necessarily show the same default values after reset as those given in the tables. This is because they reflect the status of the device which may have changed in the time it takes to carry out the read, or through reasons of configuration. In the same way, the default values given for shaded areas could also take different values to those stated.



FINAL

DATASHEET

Table 21 Register Map

Register Name	ss (= _				Dat	Data Bit			
RO = Read Only R/W = Read/Write	Address (hex)	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
chip_id (RO)	00	4A				number [7:0] 8 lea	-			
	01	21			Device part n	umber [15:8] 8 m	0	s of the chip ID		
chip_revision (RO)	02	00				Chip revision	number [7:0]			
test_register1 (R/W, Bit 7 RO)	03	14	phase_alarm	disable_180		resync_ analog	Set to zero	8K edge polarity	Set to zero	Set to zero
sts_interrupts (R/W)	05	FF	SEC3 valid change				SEC2 valid change	SEC1 valid change		
	06	3F	operating_ mode	main_ref_ failed						SEC4 valid change
sts_current_DPLL_frequency, see OC/OD	07	00						Bits [18:16] of 0	current DPLL fre	quency
sts_interrupts (R/W)	08	50		T4_status						
sts_operating (RO)	09	41		T4_DPLL_Lock	TO_DPLL_freq _soft_alarm	T4_DPLL_freq _soft_alarm		TO_DPLL_opera	ating_mode	
sts_priority_table (RO)	OA	00		Highest priority	validated source	L		Currently se	lected source	
	ОВ	00	,	3 rd highest priorit	y validated sourc	e	2	2 nd highest priorit	ty validated sour	ce
sts_current_DPLL_frequency[7:0]	ОС	00				Bits [7:0] of curre	nt DPLL frequenc	cy		
(RO) [15:8]	OD	00			E	Bits [15:8] of curre	ent DPLL frequen	су		
[18:16]		00						Bits [18:16	6] of current DPI	L frequency
sts_sources_valid (RO)	0E	00	SEC3				SEC2	SEC1		
= -:	0F	00					1	1		SEC4
sts reference sources (RO)	<u> </u>		Out-of-band	Out-of-band	No activity	Phase lock	Out-of-band	Out-of band	No activity	Phase lock
Status of inputs:			alarm (soft)	alarm (hard)	alarm	alarm	alarm (soft)	alarm (hard)	alarm	alarm
Inputs SEC1 & SEC2	11	66		Status of S	SEC2 Input			Status of	SEC1 Input	1
SEC3	13	66		Status of	SEC3 Input					
SEC4	14	66						Status of	SEC4 Input	
cnfg_ref_selection_priority (R/W)										
(SEC2 & SEC1)	19	32		programmed_I	priority <sec2></sec2>			programmed_	priority <sec1></sec1>	
(SEC3)	1B	40		programmed_l	oriority <sec3></sec3>					
(SEC4)	1C	05						programmed_	priority <sec4></sec4>	
cnfg_enet_freq (R/W)	20	00	enet_2k_ enable	enet_PLL_ enable	01_enet	04_enet		03_enet	02_enet	
cnfg_ref_source_frequency						1.			•	
(R/W) (SEC1)		00	divn_SEC1	lock8k_SEC1	bucket_	_id_SEC1	ı	reference_source	e_frequency_SE	21
(SEC2)	23	00	divn_SEC2	lock8k_SEC2		_id_SEC2		reference_source		
(SEC3)	27	03	divn_SEC3	lock8k_SEC3	bucket_	_id_SEC3		reference_source	e_frequency_SE0	23
(SEC4)	28	03	divn_SEC4	lock8k_SEC4	bucket_	_id_SEC4		reference_source	e_frequency_SE0	24
cnfg_operating_mode (R/W)	32	00						TO_I	DPLL_operating	_mode
force_select_reference_source (R/W)	33	OF						forced_refer	rence_source	
cnfg_input_mode (R/W)	34	CA	Set to zero	phalarm_ timeout	XO_ edge	man_holdover	extsync_en	ip_sonsdhb		reversion_ mode
cnfg_T4_path (R/W)	35	40	lock_T4_to T0	T4_dig_ feedback				T4_forced_ref	erence_source	
cnfg_dig_outputs_sonsdh (R/W)	38	OD		dig2_sonsdh	dig1_sonsdh					
cnfg_digtial_frequencies (R/W)	39	08	digital2_i	frequency	digital1_	frequency				
cnfg_differential_outputs (R/W)	ЗА	C2							01_LV	DS_PECL
cnfg_auto_bw_sel	3B	FD	auto_BW_sel				TO_lim_int		_	_
cnfg_nominal_frequency [7:0]	3C	99				Nominal fre	quency [7:0]			
(R/W) [15:8]		99					quency [15:8]			
cnfg_holdover_frequency [7:0]		00					quency [7:0]			
(R/W) [15:8]	3F	00					quency [15:8]			
cnfg_holdover_modes (R/W)	40	88	auto_ averaging	fast_averaging	read_average		over_mode		over frequency [egisters 3E and 3	
cnfg_DPLL_freq_limit (R/W) [7:0]	41	76	270146116	l	l	DPLI frequency	offset limit [7:0]	(with the	-0.5to15 5E and	40010/
-						Dril Hequency	onset mint [7:0]		DDLL fromue	v offcot limit IO:
[9:8]		00	SEC2 into				SECO into and t	CEC1 into	DPLL Irequenc	y offset limit [9:8
cnfg_interrupt_mask (R/W) [7:0]	43	00	SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked		



FINAL

DATASHEET

Table 21 Register Map (cont...)

Register Name	SS	# ₀				Dat	a Bit				
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)	
[15:8]			operating_	main_ref_						SEC4 interrup	
			mode interrupt not masked	failed interrupt not masked						not masked	
cnfg_interrupt_mask cont.[23:16]	45	00	not masked	T4_status							
cing_interrupt_mask cont.[20.10]	75	00		interrupt not							
(, (, , , , , , , , , , , , , , , , ,	10			masked							
cnfg_freq_divn (R/W) [7:0] [13:8]		FF 3F				divn_va	lue [7:0]	lue [13:8]			
cnfg_monitors (R/W)	48	05	freq_mon_clk	los_flag_	ultra_fast_	ext switch	PBO_freeze	PBO_en	freq_monitor_	freg_monitor_	
omg_momesis (iy m)				on_TDO	switch	one_omeon	. 200020	. 20_0	soft_enable	hard_enable	
cnfg_freq_mon_threshold (R/W)	49	23		oft_frequency_ala		-			larm_threshold [3		
cnfg_current_freq_mon_ threshold (R/W)	4A	23	curre	nt_soft_frequency	_alarm_thresho	d [3:0]	currei	nt_hard_frequenc	cy_alarm_thresho	ld [3:0]	
cnfg_registers_source_select	4B	00				T4_T0_select	freau	encv measureme	ent_channel_sele	ct [3:0]	
(R/W)								· ·/= · · · · ·		. []	
sts_freq_measurement (RO)	4C	00					nent_value [7:0]				
cnfg_DPLL_soft_limit (R/W)	4D	8E	Freq limit Phase loss	DPLL Frequency	Soft Alarm Limi	t [6:0] Resolution	= 0.628 ppm				
			enable								
cnfg_upper_threshold_0 (R/W)	50	06		·	-	Configuration 0: A	-				
cnfg_lower_threshold_0 (R/W)	51	04				Configuration 0: A					
cnfg_bucket_size_0 (R/W)	52	08			Leaky Bucke	t Configuration 0:	Activity alarm bu	icket size [7:0]	_		
cnfg_decay_rate_0 (R/W)	53	01								cket Cfg 0: rate [1:0]	
cnfg_upper_threshold_1 (R/W)	54	06			Leakv Bucket	Configuration 1: A	Activity alarm set	threshold [7:0]	accay_	rato [1.0]	
cnfg_lower_threshold_1 (R/W)	55	04			•	Configuration 1: A	•				
cnfg_bucket_size_1 (R/W)	56	08			Leaky Bucke	t Configuration 1:	Activity alarm bu	icket size [7:0]			
cnfg_decay_rate_1 (R/W)	57	01				-	•			cket Cfg 1:	
									decay_	rate [1:0]	
cnfg_upper_threshold_2 (R/W)	58	06				Configuration 2:	-				
cnfg_lower_threshold_2 (R/W)	59 5A	04				Configuration 2: A					
cnfg_bucket_size_2 (R/W) cnfg_decay_rate_2 (R/W)	5A 5B	08				t Configuration 2:	Activity alarm bu	icket size [7:0]	Leahy Ri	cket Cfg 2:	
criig_decay_rate_2 (it/ w)	JD	01							-	rate [1:0]	
cnfg_upper_threshold_3 (R/W)	5C	06			Leaky Bucket	Configuration 3: A	Activity alarm set	threshold [7:0]			
cnfg_lower_threshold_3 (R/W)	5D	04			Leaky Bucket (Configuration 3: A	ctivity alarm rese	t threshold [7:0]			
cnfg_bucket_size_3 (R/W)	5E	08			Leaky Bucke	t Configuration 3:	Activity alarm bu	icket size [7:0]			
cnfg_decay_rate_3 (R/W)	5F	01								cket Cfg 3: rate [1:0]	
cnfg_output_frequency (01 & 02)	60	80		output	freq_02				uecay_	rate [1.0]	
(R/W)	00	30		output_	11eq_02						
(03)	61	06						output _.	_freq_03		
(04)	62	84		output_	freq_01			output _.	_freq_04		
(MFrSync)	63	CO	MFrSync_en	FrSync_en							
cnfg_T4_DPLL_frequency (R/W)	64	05						T4_DPLL_frequ			
cnfg_T0_DPLL_frequency (R/W)	65	01	T4 for measuring T0	T4 APLL for T0 E1/DS1	TO Freq t	o T4 APLL		1	TO_DPLL_frequer	icy	
			phase	E1/D31							
cnfg_T4_DPLL_bw (R/W)	66	00						4	T4_DPLL_ba	andwidth [1:0]	
cnfg_TO_DPLL_locked_bw (R/W)	67	OD						TO_DPLL_locked	d_bandwidth [4:0]	
cnfg_TO_DPLL_acq_bw (R/W)	69	OF						TO_acquisition	_bandwidth [4:0]		
cnfg_T4_DPLL_damping (R/W)	6A	13		T4_PD2_gain_alog_8K [6:4] T4_damping [2:0]							
cnfg_TO_DPLL_damping (R/W)	6B	13		_	D2_gain_alog_8i				TO_damping [2:0	-	
cnfg_T4_DPLL_PD2_gain (R/W)	6C	C2	T4_PD2_gain_ enable								
cnfg_T0_DPLL_PD2_gain (R/W)	6D	C2	TO_PD2_gain_	TO	PD2_gain_alog	6:41		TO	PD2_gain_digital	[2:0]	
	Ĺ	<u> </u>	enable			1					
cnfg_phase_offset (R/W) [7:0]	70	00				phase_offse	et_value[7:0]				
[15:8]		00				phase_offse	t_value[15:8]				
cnfg_PBO_phase_offset (R/W)	72	00					PBO_phase	e_offset [5:0]			



FINAL

DATASHEET

Table 21 Register Map (cont...)

Register Name	ss (# _				Da	ta Bit			
RO = Read Only R/W = Read/Write	Addre (hex	Default (hex)	7 (MSB)	6	5	4	3	2	1	0 (LSB)
cnfg_phase_loss_fine_limit (R/W)	73	A2	Fine limit Phase loss enable (1)	No activity for phase loss	Test bit Set to 1			phas	se_loss_fine_lin	nit [2:0]
cnfg_phase_loss_coarse_limit (R/W)	74	85	Coarse limit Phase loss enable (2)	Wide range enable	Enable Multi Phase resp.		1	Phase loss coarse	limit in UI pk-pk	[3:0]
cnfg_phasemon (R/W)	76	06	Input noise window enable							
sts_current_phase (RO) [7:0]	77	00				current_	phase[7:0]			
[15:8]	78	00				current_p	ohase[15:8]			
cnfg_phase_alarm_timeout (RO)	79	32					Timeout value	in 2s intervals [5:0]	
cnfg_sync_pulses (R/W)	7A	00	2k_8k_from_ T4				8k_invert	8k_pulse	2k_invert	2k_pulse
cnfg_sync_phase (R/W)	7B	00	indep_FrSync/ MFrSync	Sync_OC-N_ rates					Syn	c_phase
cnfg_sync_monitor (R/W)	7C	2B	ph_offset_ ramp							
cnfg_interrupt (R/W)	7D	02						GPO interrupt enable	Interrupt tristate enable	Interrupt polarity enable
cnfg_protection(R/W)	7E	85				protect	ion_value	•		•



FINAL

DATASHEET

Register Descriptions

Address (hex): 00

Register Name	egister Name chip_id Description				(RO) 8 least significant bits of the Default Value Of this ID.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			chip_	id[7:0]	1	1			
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:0]	chip_id Least significant	byte of the 2-byte	device ID	4A (hex)					

Address (hex): 01

Register Name	chip_id		Description	(RO) 8 most sigr chip ID.	nificant bits of the	Default Value	0010 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	1	chip_i	d[15:8]		1	1
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:0]	chip_id Most significant I	byte of the 2-byte	device ID	21 (hex)			

Register Name	chip_revision		Description	(RO) Silicon revis	sion of the device.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
			chip_rev	ision[7:0]			
Bit No.	Description			Bit Value	Value Description	n	
[7:0]	chip_revision Silicon revision o	f the device		00 (hex)			



FINAL

DATASHEET

Register Name	test_register1		Description		containing various not normally used).	Default Value	0001 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
phase_alarm	disable_180		resync_analog	Set to zero	8k Edge Polarity	Set to zero	Set to zero		
Bit No.	Description			Bit Value	Value Descriptio	scription			
7	phase_alarm (ph Instantaneous re			0 1	TO DPLL reporting phase locked. TO DPLL reporting phase lost.				
6	disable_180 Normally the DPI	L will try to lock	to the nearest	0	TO DPLL automa enable.	tically determines	s frequency lock		
	edge (±180°) for a new reference. that it is phase lo capture range re to frequency and into frequency lock to seconds. Howeve phase shift of up references are ve	the first 2 secon If the DPLL doe beked after this to verts to ±360°, of phase locking, locking mode may to a new reference, this may cause to 360° when the	ds when locking to s not determine time, then the which corresponds Forcing the DPLL reduce the time to e by up to 2 se an unnecessary	1		o always frequen	cy and phase lock		
5	Not used.			-		-			
4	The analog outpu synchronization r	ut dividers includ mechanism to er	e-synchronization) le a Isure phase lock at ut and the output.	0 1	clocks divided do with equivalent for Hence ensuring t	wer-up. Nower-up. No	ted.This keeps the L output, in sync clocks in the DPLL output clocks, and even though only a		
3	Test Control Leave unchange	d or set to 0		0		-			
2	reference source	, this bit allows	or the current input the system to lock edge of the input	0 1	Lock to falling clo	_			
1	Test Control Leave unchange	d or set to zero		0		-			
0	Test Control Leave unchange	d or set to zero		0		-			



FINAL

DATASHEET

Address (hex): 05

Register Name	sts_interrupts		Description	(R/W) Bits [7:0 status register] of the interrupt	Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SEC3 valid change		l		SEC2 valid change	SEC1 valid change		
Bit No.	Description			Bit Value	Value Description		
7	SEC3 valid chang Interrupt indication valid (if it was involuted until reso	ng that input SE0 alid), or invalid (0 1	Input SEC3 has Input SEC3 has Writing 1 resets	us (valid/invalid). valid/invalid).	
[6:4]	Not used.			-		-	
3	SEC2 valid chang Interrupt indicati valid (if it was inv Latched until res	ng that input SE0 alid), or invalid (0 1		not changed statu changed status (v the input to 0.	
2	SEC1 valid chang Interrupt indicati valid (if it was inv Latched until res	ng that input SE0 alid), or invalid (0 1		not changed statu changed status (v the input to 0.	
[1:0]	Not used.			-		-	

Register Name	sts_interrupts		Description	(R/W) bits [15:8] of the interrupt status register. Default \			Value 0111 1111			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O			
operating_ mode	main_ref_failed		,				SEC4 valid change			
Bit No.	Description			Bit Value	Value Value Description					
7	· ·	mode dicating that the operating mode has atched until reset by software writing a 1 Operating mode has not changed. Operating mode has not changed. Writing 1 resets the input to 0								
6	main_ref_failed Interrupt indicatir failed. This interruinput cycles. This the input to beco- generated in Free until reset by soft	upt will be raised is much quicker to much quicker to me invalid. This ir erun or Holdover	after 2 missing than waiting for nput is not modes. Latched	0 1	Input to the TO E Input to the TO E Writing 1 resets	PLL has failed.				
[5:1]	Not used.			-		-				



FINAL

DATASHEET

Address (hex): 06 (cont...)

Register Name	sts_interrupts		Description (R/W) bits [15:8] of the interrupt Default Value status register.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
operating_ mode	main_ref_failed						SEC4 valid change	
Bit No.	Description			Bit Value	Value Description	on		
0	SEC4 valid chang Interrupt indicatir valid (if it was inv Latched until rese	, ng that input SE(alid), or invalid (0 1	•	not changed statichanged status (volume the input to 0.	, , ,	

Address (hex): 07

Register Name	sts_current_DPLL [18:16]	_frequency	Description	(RO) Bits [18:16 DPLL frequency	6] of the current 7.	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 3 Bit 2		Bit 0		
					sts_curi	ts_current_DPLL_frequency[18:16]			
Bit No.	Description			Bit Value	Value Descripti				
[7:3]	Not used.			-		-			
[2:0]	sts_current_DPLL When Bit 4 (T4_T (cnfg_registers_s for the T0 path is When this Bit 4 = reported.	O_select) of Recource_select) = reported.	g. 4B	-	_	register description of current_DPLL_frequency at address OD h			

Register Name	sts_interrupts		Description	(R/W) Bits [23:16] of the interrupt Default Value 0101 0000 status register.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	T4_status								
Bit No.	Description			Bit Value	Value Description	1			
7	Not used.			-	-				
6	it was locked) or g	gained lock (if it	PLL has lost lock (if t was not locked). rriting a 1 to this bit.		Input to the T4 DPLL has not changed. Input to the T4 DPLL has lost/gained lock. Writing 1 resets the input to 0.				
[5:0]	Not used.			-		-			



FINAL

DATASHEET

gister Name	sts_operating		Description	(RO) Current of the device's in machine.	perating state of ternal state	Default Value	0100 0001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO.	_DPLL_operating_mode		
Bit No.	Description			Bit Value	Value Descripti			
7	Not used.			-		-		
6	T4_DPLL_Lock Reports current The T4 DPLL doe as the T0 DPLL, features of the T as locked or unle The bit indicates monitoring the T potentially come loss indicators a that enable ther fine phase loss of the coarse phas Bit 7, the phase the input enable from the DPLL b frequency limits T4 DPLL lock included in the coarse phase lost or no For this bit to give T4 DPLL locked detector should Reg. 74 Bit 7 = 0 read (Reg. 09 Bid detector should Reg. 74 Bit 7 = 0 Once the bit is in it is always a cor	s that the T4 DPLL 4 DPLL phase loss a from four sources are enabled by the most for the T0 DPLL, detector enabled be loss detector enabled by Reg. 73 Bit 6 eing at its minimule enabled by Reg. 4 dicator (at Reg. 09 on of phase lost frottor such that when to locked) is set it is tocked state (so five a correct current state, then the coard be temporarily discopolity, then the T4 lock to 6), then the T4 lock to 6), then the coard be re-enabled aga 1).	ne state machine port all the y report its state is locked by indicators, which is. The four phase same registers as follows: the y Reg. 73 Bit 7, abled by Reg. 74 m no activity on and phase loss m or maximum D Bit 7. For the Bit 6) the bit will om the coarse n an indication of stays in that Reg. 09 Bit 6 = 0). It reading of the arse phase loss abled (set ked bit can be se phase loss in (set			ase locked to refer locked to reference		



FINAL

DATASHEET

Address (hex): 09 (cont...)

Register Name	sts_operating		Description	(RO) Current ope the device's inte machine.	_	Default Value	0100 0001		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	T4_DPLL_Lock	TO_DPLL_freq_ soft_alarm	T4_DPLL_freq_ soft_alarm		TO_	_DPLL_operating_mode			
Bit No.	Description			Bit Value	Value Descriptio	ption			
5	and "soft" alarm extent to which it limiting. The "sof the DPLL trackin	oft_alarm a programmable limit. The frequer t will track a refere t' limit is the poin g a reference will he status of the "s	ncy limit is the ence before t beyond which cause an alarm.	0 1	TO DPLL tracking its reference within the limits the programmed "soft" alarm. TO DPLL tracking its reference beyond the limit the programmed "soft" alarm. T4 DPLL tracking its reference within the limits the programmed "soft" alarm. T4 DPLL tracking its reference beyond the limit the programmed "soft" alarm.				
4	and "soft" alarm extent to which it limiting. The "sof the DPLL trackin	oft_alarm a programmable imit. The frequer t will track a refere t" limit is the poin g a reference will he status of the "s	ncy limit is the ence before t beyond which cause an alarm.	0 1					
3	Not used.			-		-			
[2:0]		ting_mode to report the stat iine controlling the		000 001 010 011 100 101 110 111	Not used. Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.				





FINAL

DATASHEET

Register Name	sts_priority_table		Description	(RO) Bits [7:0] of priority table.	the validated	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	Highest priority v	/alidated source	•	Currently selected source					
Bit No.	Description			Bit Value	Value Description				
[7:4]	Highest priority value Reports the input priority validated. When Bit 4 (T4_T (cnfg_registers_s priority validated When this Bit 4 = source for the T4	channel numbe source. O_select) of Reg. ource_select) = 0 source for the TO 1 the highest pr	. 4B 0 the highest 0 path is reported. iority validated	0000 0011 0100 1000 1001	No valid source available. Input SEC1 is the highest priority valid source Input SEC2 is the highest priority valid source Input SEC3 is the highest priority valid source Input SEC4 is the highest priority valid source				
[3:0]	Currently selected Reports the input selected source. Vis not necessarily validated source. When Bit 4 (T4_T) (cnfg_registers_s selected source for this Bit 4 = the T4 path is rep a Non-revertive m same as the high	ertive mode, this e highest priority . 4B 0 the currently reported. elected source for ath does not have always be the	0000 0011 0100 1000 1001 All other values	Input SEC2 is to Input SEC3 is to	ently selected. the currently selected	ed source. ed source.			



FINAL

DATASHEET

Address (hex): **OB**

Register Name	sts_priority_table		Description	(RO) Bits [15:8] of priority table.	:8] of the validated Default Value 000				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	3 rd highest priority	validated sourc	е	2 nd highest priority validated source					
Bit No.	Description			Bit Value	Value Description				
[7:4]	when Bit 4 (T4_T (cnfg_registers_s priority validated	channel number source. O_select) of Reg ource_select) = source for the TO 1 the value will not maintain the	r of the 3 rd highest . 4B 0 the 3 rd highest 0 path is reported. always be zero as	0000 0011 0100 1000 1001 All other values	No source currently selected. Input SEC1 is the currently selected source. Input SEC2 is the currently selected source. Input SEC3 is the currently selected source. Input SEC4 is the currently selected source. Not used.				
[3:0]		channel numbe alidated source. O_select) of Reg ource_select) = source for the TO 1 the 2 nd highes	. 4B O the 2 nd highest O path is reported. t priority validated	0000 0011 0100 1000 1001 All other values	Input SEC2 is th Input SEC3 is th	ently selected. ne currently selectone currently selectone ne currently selectone ne currently selectone	ed source. ed source.		

Register Name				(R0) Bits [7:0] of the current DPLL Default Value 0000 0000 frequency.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
		E	Bits [7:0] of sts_curi	rent_DPLL_frequ	ency				
Bit No.	Description			Bit Value	Value Description				
[7:0]	When Bit 4 (T4_T (cnfg_registers_s for the T0 path is	Bits [7:0] of sts_current_DPLL_frequency When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the frequency for the T0 path is reported. When this Bit 4 = 1 the frequency for the T4 path is reported.			See register desists_current_DPL	cription of L_frequency at a	ddress OD hex.		



FINAL

DATASHEET

Address (hex): **OD**

Register Name	sts_current_DPL [15:8]	L_frequency	Description	(RO) Bits [15:8] DPLL frequency.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 0	
			sts_current_DPL	_frequency[15:8]		•
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	in Reg. OC and Refrequency offset When Bit 4 (T4_T) (cnfg_registers_s) for the TO path is	register is combi eg. 07 to represe of the DPLL. CO_select) of Reg source_select) = reported.	ned with the value ent the current	-	respect to the cin Reg. 07, Reg. concatenated. T signed integer. dec. will give the XO frequence that has been p cnfg_nominal_fivalue is actually can be viewed a rate of change is bit 3 of Reg. 3B	rystal oscillator free OD and Reg. OC r This value is a 2's. The value multiplic evalue in ppm offs y, allowing for any erformed, via requency, Reg. 30 the DPLL integral is an average freq is related to the DF	complement ed by 0.0003068 set with respect to crystal calibration c and 3D. The path value so it uency, where the PLL bandwidth. If value will freeze if

Register Name	sts_sources_valid	d	Description	(RO) 8 least significant bits of the Default Value 0000 0000 sts_sources_valid register.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
SEC3				SEC2	SEC1		1		
Bit No.	Description			Bit Value	Value Description				
7	SEC3 Bit indicating if S either it has no o soft frequency al	utstanding alarm	input is valid if as, or it only has a	0 1	Input SEC3 is invalid. Input SEC3 is valid.				
[6:4]	Not used.			-		-			
3	SEC2 Bit indicating if S either it has no o soft frequency al-	utstanding alarm	input is valid if as, or it only has a	0 1	Input SEC2 is inv Input SEC2 is val				
2	SEC1 Bit indicating if S either it has no o soft frequency al	utstanding alarm	input is valid if as, or it only has a	0 1	Input SEC1 is inv Input SEC1 is val				
[1:0]	Not used.			-		-			



FINAL

DATASHEET

Address (hex): **OF**

Register Name	sts_sources_vali	d	gnificant bits of the Default Value 0000 0 a <i>lid</i> register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1				1		SEC4
Bit No.	Description			Bit Value	Value Description	n	
[7:1]	Not used.			-	-		
0	SEC4 Bit indicating if S either it has no o soft frequency al	utstanding alarm	input is valid if as, or it only has a	0 1	Input SEC4 is inv Input SEC4 is val		

Address (hex): 11

Register Name	sts_reference_sources			` '	(RO except for test when R/W) Reports any alarms active on inputs.		0110 0110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
		tus of SEC2 Input tus of SEC3 Input		Address 11: Status of SEC1 Input Address 14: Status of SEC4 Input				
Out-of-band alarm (soft)	Out-of-band alarm (hard)	No activity alarm	Phase lock alarm	Out-of-band alarm (soft)	Out-of band alarm (hard)	Phase lock alarm		
Bit No.	Description			Bit Value	Value Descripti	on	<u>.</u>	
7 & 3	Out-of-band alarm (soft) Soft out-of-band alarm bit for input. A "soft" alarm will not invalidate an input.			0 1		Alarm armed. Alarm thresholds set by Reg. 49 bi [7:4], or by Reg. 4A bits 7:4 if the input is curren		
6 & 2	Out-of-band alarm (hard) Hard out-of-band alarm bit for input. A "hard" alarm will invalidate an input.			0 1	No alarm. Alarm armed. Alarm thresholds set by Reg. 49 [3:0], or by Reg. 4A bits [3:0] if the input is curl selected.			
5 & 1	No activity alarm Alarm indication from the activity monitors.			0 1	No alarm. Input has an active no activity alarm.			
4 & 0	Phase lock alarm If the DPLL can not indicate that it is phase locked onto the current source within 100 seconds this alarm will be raised.			0 1	No alarm. Phase lock alar	m.		

Address (hex): 13 As Reg. 11, but for sts_reference_sources, Input SEC3 Default Value: 0110 0110

Address (hex): 14 As Reg. 11, but for sts_reference_sources, Input SEC4 Default Value: 0110 0110



FINAL

DATASHEET

Address (hex): 19

Register Name	cnfg_ref_selection (SEC2 & SEC1)	on_priority	Description	(R/W) Configure priority of input SEC1.	es the relative sources SEC2 and	Default Value *(TO) 0011 0010 *(T4) 0011 0010			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	cnfg_ref_selection	on_priority_SEC	2		cnfg_ref_selecti	on_priority_SEC1			
Bit No.	Description			Bit Value	Value Descriptio	n			
[7:4]	cnfg_ref_selection_priority_SEC2 This 4-bit value represents the relative priority of input SEC2. The smaller the number, the higher the priority; zero disables the input. *When Bit 4 (T4_T0_select) of Reg. 4B (cnfg_registers_source_select) = 0 the priority for the T0 path is configured. When this Bit 4 = 1 the priority for the T4 path is configured.			0000 0001-1111	Input SEC2 unavailable for automatic selection Input SEC2 priority value.				
[3:0]	priority; zero disa *When Bit 4 (<i>T4</i>	epresents the resmaller the numbles the inputTO_select) of Resource_select) = nfigured.	lative priority of ber, the higher the eg. 4B O the priority for	0000 0001-1111	Input SEC1 unavailable for automatic select Input SEC1 priority value.				

Register Name	cnfg_ref_selection (SEC3)	on_priority	Description	(R/W) Configure priority of input		\	Default Value		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	cnfg_ref_selecti	on_priority_SEC	23				_		
Bit No.	Description			Bit Value	Value Description				
[7:4]	input SEC3. The priority; zero disa *When Bit 4 (T4; (cnfg_registers_s) the TO path is co	represents the r smaller the nun ables the input. _TO_select) of F source_select) = onfigured.	elative priority of nber, the higher the	0000 0001-1111	Input SEC3 un Input SEC3 pri	available for autom ority value.	atic selection.		
[3:0]	Not used.			-					





FINAL

DATASHEET

Register Name	cnfg_ref_selection (SEC4)	on_priority	Description	s the relative source SEC4.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
		-			cnfg_ref_select	ion_priority_SEC4		
Bit No.	Description			Bit Value	Value Description			
[7:4]	Not used.			-		-		
[3:0]	cnfg_ref_selection This 4 bit value reinput SEC4. The sepriority; zero disa *When Bit 4 (T4_(cnfg_registers_sethe TO path is co When this Bit 4 = configured.	epresents the re smaller the num ables the input. _TO_select) of Re source_select) = nfigured.	lative priority of ber, the higher the eg. 4B O the priority for	0000 0001-1111	Input SEC4 una Input SEC4 prio	vailable for automat rity value.	ic selection.	



FINAL

DATASHEET

Register Name	cnfg_enet_freq		Description	(R/W) Register frequencies on through 04.	to enable Ethernet to outputs 01	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
enet_2k_ enable	enet_PLL_ enable	01_enet	04_enet		03_enet	02_enet		
Bit No.	Description		•	Bit Value	Value Descriptio	n	•	
7	enet_2k_enable			0	Disable sync2k alignment of Ethernet clocks			
				1	Enable sync2k alignment of Ethernet clocks			
6	enet_PLL_enable	9		0	Ethernet frequencies APLL enabled			
				1	Ethernet frequencies APLL disabled			
5	01_enet			0	01 output is non-Ethernet frequency as descri Reg. 62.			
				1	01 output is Ethe Reg. 62.	ernet derived as o	described in	
4	04_enet			0	04 output is non- Reg. 62.	Ethernet frequen	cy as described in	
				1	04 output is Ethe Reg. 62.	ernet derived as o	described in	
3	Not used			-		-		
2	O3_enet			0	03 output is non- Reg. 61.	Ethernet frequen	cy as described in	
				1	03 output is Ethe Reg. 61.	ernet derived as o	described in	
1	02_enet			0	02 output is non- Reg. 60.	Ethernet frequen	cy as described in	
				1	02 output is Ethe Reg. 60.	ernet derived as o	described in	
0	Not used			-		-		



FINAL

DATASHEET

Address (hex): 22

Use < n > = 1

Register Name	cnfg_ref_source_ SEC <n>, where fo 1</n>		Description	(R/W) Configura frequency and i for input SEC <r< th=""><th>input monitoring</th><th>Default Value</th><th>0000 0000</th></r<>	input monitoring	Default Value	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
divn_SEC <n></n>	lock8k_SEC <n></n>	bucket_i	d_SEC <n></n>		reference_source_frequency_SEC <n></n>				
Bit No.	Description			Bit Value	Value Description				
7	divn_SEC <n> This bit selects w divided in the probeing input to the Reg. 46 and Reg.</n>	grammable pre-ce DPLL and freque	divider prior to ency monitor- see	0 1	Input SEC <n> fed directly to DPLL and monitor. Input SEC<n> fed to DPLL and monitor via predivider.</n></n>				
6	to the DPLL. This	set pre-divider presults in the DP has been divided	rior to being input LL locking to the I to 8 kHz. This bit		Input SEC <n> fed directly to DPLL. Input SEC<n> fed to DPLL via preset pre-divide</n></n>				
[5:4]	bucket_id_SEC <r Every input has it activity monitorin configurations for to Reg. 5F. This 2 used for input SE</r 	s own Leaky Buc g. There are four r each Leaky Buc !-bit field selects	possible ket- see Reg. 50	00 01 10 11	Configuration 0 Input SEC <n> a Configuration 1 Input SEC<n> a Configuration 2</n></n>	activity monitor use activity monitor use activity monitor use	es Leaky Bucket		
[3:0]	reference_source Programs the free connected to inputhen this value sh	quency of the refut t SEC <n>. If divi</n>	erence source n_SEC <n> is set,</n>	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010	8 kHz. 1544/2048 kH in Reg. 34). 6.48 MHz. 19.44 MHz. 25.92 MHz. 38.88 MHz. 51.84 MHz. 77.76 MHz. Not used. 2 kHz. 4 kHz. Not used.	lz (dependant on B	it 2 (ip_sonsdhb)		

Address (hex): 23 Use description for Reg. 22, but use <n> = 2 Default Value: 0000 0000

Address (hex): 27 Use description for Reg. 22, but use <n> = 3 Default Value: 0000 0011

Address (hex): 28 Use description for Reg. 22, but use $\langle n \rangle = 4$ Default Value: 0000 0011



FINAL

DATASHEET

Address (hex): 32

Register Name	cnfg_operating_r	mode	Description	. , , .	to force the state controlling state	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 2	Bit 1	Bit 0		
		-			TO_	DPLL_operating_	mode
Bit No.	Description			Bit Value	Value Descriptio	n	
[7:3]	Not used.			-			
[2:0]		to control the sta ine controlling the pallow the finite state of the other value will into that state. On the state machine, one of the state machine, all state machine, one for all monitorion	force the state Care should be whine. Whilst it is nctions cannot therefore, the ing and control	000 001 010 011 100 101 110 111	Automatic (interr Free Run. Holdover. Not used. Locked. Pre-locked2. Pre-locked. Phase Lost.	nal state machine	controlled).

Register Name	force_select_refe	erence_source	Description	(R/W) Register used to force the selection of a particular reference source for the TO DPLL. Default Value 0000 1111					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
			-	forced_reference_source					
Bit No.	Bit No. Description				Value Description				
[7:4]	Not used.			-	-				
[3:0]	TO DPLL. Value of the automatic collusing this mechal functions assuming the device is not progress to state input fails, the deliberation of the source. The effect of this priority of the self (highest). To ensuinput reference under the automatical priority of the self (highest).	ng the source to I f O hex will leave ntrol mechanism inism will bypassing the selected i in state "Locked" locked in the usevice will not chanot allowed to diregister is simply ected input referure selection of tinder all circumst	within the device. all the monitoring nput to be valid. If " then it will ual manner. If the nge state to isqualify the y to raise the ence to "1"	0000 0011 0100 1000 1001 1111 All other values	TO DPLL forced t TO DPLL forced t TO DPLL forced t TO DPLL forced t Automatic.	machine source s o select input SE(o select input SE(o select input SE(o select input SE(C1. C2. C3.		



FINAL

DATASHEET

Register Name	cnfg_input_mod	e	Description	(R/W) Register input modes o	controlling various f the device.	Default Value	1100 1010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Set to 0	phalarm_time- out	XO_edge	man_holdover	extsync_en	ip_sonsdhb		reversion_mode		
Bit No.	Description			Bit Value	Value Descriptio	n			
7	Set to 0.			0	Set to 0.				
6	alarms. When er	automatic time nabled, any sour	out facility on phase ce with a phase rm cancelled after	0 1	software.	Phase alarms on sources only cancelled by software. Phase alarms on sources automatically time out.			
5	REFCLK has one jitter performance	edge faster tha ce reasons, the t bit allows eithe	dule connected to n the other, then for faster edge should er the rising edge or	0 1	Device uses the oscillator. Device uses the oscillator.				
4	is taken directly	from Reg. 3E/R frequency). If th	is bit is set then it	0 1	Holdover frequel Holdover frequel cnfg_holdover_fi				
3	a reference Sync	c pulse on the S s bit may enable to be disabled ac	O DPLL will look for YNC2K input pin. the external Sync cording to	0 1	No external Sync signal- SYNC2K pin ignored. External Sync derived from SYNC2K pin accord auto_extsync_en.				
2	ip_sonsdhb Bit to configure i SONET or SDH d selections of OOC cnfg_ref_source input frequency	erived. This app 01 (bin) in the _frequency regi	lies only to sters when the	0 1		to 0001 expected et to 0001 expect	I to be 2048 kHz. ted to be		
1	Not used.			-		-			
0	Non-revertive mo	ertive/Non-rever ode, the device vitch to a higher nt source fails. N	priority source, When in Revertive	0 1	Non-revertive mode.	ode.			



FINAL

DATASHEET

Address (hex): 35

Register Name	cnfg_T4_path		Description	Register to confi and other featur	igure the inputs Default Value 0100 0000 res in the T4 path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
lock_T4_to_T0	T4_dig_feed- back				T4_forced_reference_source					
Bit No.	Description			Bit Value Value Description						
7	the input of the T	4 path. This allo	outs, or TO DPLL as ws the T4 DPLL to s of frequencies to k.	0 1	T4 path locks inc T4 DPLL locks to		•			
6	T4_dig_feedback Bit to select digit		le for the T4 DPLL.	0 1	T4 DPLL in analog feedback mode. T4 DPLL in digital feedback mode.					
[5:4]	Not used.			-		-				
[3:0]		used to force the t. A value of zero e selected auton	•	0000 0011 0100 1000 1001 All other values	0011 T4 DPLL forced to select input SEC 0100 T4 DPLL forced to select input SEC 1000 T4 DPLL forced to select input SEC 1001 T4 DPLL forced to select input SEC					

Register Name	cnfg_dig_outpu	ıts_sonsdh	Description	Configures <i>Digital1</i> and <i>Digital2</i> Default Value 0000 110 output frequencies to be SONET or SDH compatible frequencies.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	dig2_sonsdh	dig1_sonsdh				-			
Bit No.	Description			Bit Value	ue Value Description				
7	Not used.			-	-				
6	Digital2 frequents SDH.	er the frequencies and generator are so	-	0	Digital2 can be selected from 1544/3088/63 12352 kHz. Digital2 can be selected from 2048/4096/83 16384 kHz.				
5	Digital1 frequents SDH.	er the frequencies ancy generator are s	-	0	Digital1 can be selected from 1544/3088/12352 kHz. Digital1 can be selected from 2048/4096/316384 kHz.				
[4:0]	Not used.			-		-			



FINAL

DATASHEET

Address (hex): 39

Register Name	cnfg_digtial_freq	uencies	Default Value						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
digital2_	frequency	digital1_	frequency		.				
Bit No.	Bit No. Description				Value Description				
[7:6]	_	equency of <i>Digital</i> . ased is configured	2. Whether this is I by Bit 6	00 01 10 11	Digital2 set to 1544 kHz or 2048 kHz. Digital2 set to 3088 kHz or 4096 kHz. Digital2 set to 6176 kHz or 8192 kHz. Digital2 set to 12353 kHz or 16384 kHz.				
[5:4]		equency of <i>Digital</i> ased is configured	1. Whether this is I by Bit 5	00 01 10 11	Digital1 set to 1544 kHz or 2048 kHz. Digital1 set to 3088 kHz or 4096 kHz. Digital1 set to 6176 kHz or 8192 kHz. Digital1 set to 12353 kHz or 16384 kHz.				
[3:0]	Not used.								

Register Name				(R/W) Configures the electrical Default Value compatibility of the differential output driver O1 to be 3 V PECL or 3 V LVDS.			1100 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	1	1				01_LV	'DS_PECL	
Bit No.	Description			Bit Value	Value Description			
[7:2]	Not used.			-		-		
[1:0]	O1_LVDS_PECL Selection of the e between 3 V PEC		atibility of Output O1 S.	00 01 10 11		oled. PECL compatible. VDS compatible.		



FINAL

DATASHEET

Register Name	cnfg_auto_bw_se	el	Description	(R/W) Register to select Default Value 1111 1101 automatic bandwidth selection for the TO DPLL path						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	3 Bit 2 Bit 1					
auto_BW_sel				TO_lim_int						
Bit No.	Description			Bit Value	Value Description					
7	auto_BW_sel Bit to select lock acquisition band	•	o ,	1 0	bandwidth as ap	Automatically selects either locked or acquisition bandwidth as appropriate. Always selects locked bandwidth.				
[6:4]	Not used.			-		-				
3	limited or frozen or max. frequenc subsequent over Note that when t	when the DPLL re by. This can be use shoot when the D his happens, the via current_DPLL	PLL is pulling in.	1 0	DPLL value frozen. DPLL not frozen.					
[2:0]	Not used.			-		-				



FINAL

DATASHEET

Address (hex): 3C

Register Name	[7:0]		Description	(R/W) Bits [7:0] of the register used to calibrate the crystal oscillator used to clock the device.		Default Value	1001 1001
Bit 7			Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			cnfg_nominal_fre	equency_value[7:	0]		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	cnfg_nominal_frequency_value[7:0]			-		escription of Reg. 3 _frequency_value[

Address (hex): 3D

Register Name	cnfg_nominal_fre [15:8]	equency	Description	(R/W) Bits [15:8 used to calibrate oscillator used to device.	e the crystal	Default Value	1001 1001	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	1	(onfg_nominal_fred	quency_value[15:	8]	-		
Bit No.	Description			Bit Value	Value Description			
[7:0]	This register is us (cnfg_nominal_fi offset the freque +514 ppm and -	equency_value[15 sed in conjunction requency_value[7, ncy of the crystal of 771 ppm. The de m offset from 12.8 unsigned integer.	with Reg. 3C (O)) to be able to oscillator by up to fault value	-	oscillator freque Reg. 3D hex ned an unsigned into 0.0196229 dec calculate the ab	ram the ppm offse ency, the value in led to be concatena eger. The value made is will give the value assolute value, the odds to be subtracte	Reg. 3C and ated. This value is ultiplied by e in ppm. To default 39321	

Register Name	cnfg_holdover_frequency De [7:0]		Description	(R/W) Bits [7:0 Holdover freque	•	Default Value 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			holdover_freq	uency_value[7:0]	•			
Bit No.	Bit No. Description				Value Description			
[7:0]	0] holdover_frequency_value[7:0]			-	See Reg. 3F (ca	nfg_holdover_frequ	uency) for details.	



FINAL

DATASHEET

Register Name	cnfg_holdover_fr [15:8]	requency	Description	(R/W) Bits [15: Holdover freque	8] of the manual ency register.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	•	holdover_freque	ency_value[15:8]	1		1
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	in Reg. 3E and Bi programmed Hol This register is do read the sts_curi (Reg. OC, Reg. OI The result will the write back to the This register can internally averag	register is combinits [2:0] of Reg. 4 dover frequency esigned such that rent_DPLL_frequency and Reg. 07) are be in a suitable enfg_holdover_fill be programmed ed Holdover frequency value, see Bit 5 desired.	t software can ency register nd filter the value. e format to simply requency register. to read back the uency rather than	-	DPLL with respethe value in RegReg. 40 need to 2's complement	ct to the crystal os g. 3E and the value be concatenated t signed integer. T	l. This value is a



FINAL

DATASHEET

Register Name	cnfg_holdover_modes Descripti			(R/W) Register to control the Holdover modes of the TO DPLL.		Default Value	1000 1000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
auto_averaging	fast_averaging	read_average	mini_hold	dover_mode	holdov	holdover_frequency_value [18:16]			
Bit No.	Description			Bit Value	Value Description				
7	value during Hol	use of the averag dover. This bit is o r control (Bit 4, <i>ma</i>	verridden by the	0	Averaged frequency not used, Holdover frequency either manual or instantaneously frozen. Averaged frequency used, providing manual Holdover mode is not engaged.				
6	frequency. Fast a point of approximate app	e rate of averaging averaging gives a mately 8 minutes. onse point of appr	-3db response Slow averaging	0 1		Slow Holdover frequency averaging enabled. Fast Holdover frequency averaging enabled.			
5	holdover_freque written to that re frequency. This a averager as part	ether the value reactive register, or the averallows software to of the Holdover a r mode plus software.	r is the value aged Holdover use the internal Igorithm, but use	0 1	value written to Value read from either the fast of	Value read from holdover_frequency_value is the value written to it. Value read from a holdover_frequency_value is either the fast or slow averaged frequency as determined by fast_averaging.			
[4:3]	mini_holdover_mode Mini-holdover is a term used to describe the state of the DPLL when it is in locked mode, but it has temporarily lost its input. This may be a temporary state, or last for many seconds whilst an input is checked for inactivity. The DPLL behaves exactly as in Holdover, and the frequency can be determined in the same selection of ways (instantaneously, fast averaged or slow averaged).			01 10 11	Mini-holdover frequency determined in the same way as for full Holdover mode. Mini-holdover frequency frozen instantaneously. Mini-holdover frequency taken from fast average Mini-holdover frequency taken from slow average				
[2:0]	holdover_freque	ncy_value [18:16]	1	-	See Reg. 3F (cr	See Reg. 3F (cnfg_holdover_frequency) for details			



FINAL

DATASHEET

Address (hex): 41

Register Name	cnfg_DPLL_freq_limit [7:0]		Description	(R/W) Bits [7:0 frequency limit			0111 0110	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	1		DPLL_freq_li	mit_value[7:0]			-1	
Bit No.	Description			Bit Value	Value Description			
[7:0]	DPLL_freq_limit_value[7:0] This register defines the extent of frequency offset to which either the T0 or the T4 DPLL will track a source before limiting- i.e. it represents the pull-in range of the DPLLs. The offset of the device is determined by the frequency offset of the DPLL when compared to the offset of the external crystal oscillator clocking the device. If the oscillator is calibrated using cnfg_nominal_frequency Reg. 3C and 3D, then this calibration is automatically taken into account. The DPLL frequency limit limits the offset of the DPLL when compared to the calibrated oscillator frequency.			-	Bits [1:0] of Re to be concatena and represents	ulate the frequency g. 42 and Bits [7:0 ated. This value is a limit <i>both</i> positive a multiplied by 0.07	of Reg. 41 need a unsigned integer and negative in	

Register Name	cnfg_DPLL_freq_limit [9:8]		Description	(R/W) Bits [9:8] of the DPLL frequency limit register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
				-		DPLL_freq_l	imit_value[9:8]
Bit No.	Description			Bit Value	Value Descripti	on	
[7:2]	Not used.			-	-		
[1:0]	DPLL_freq_limit_	value[9:8]		-	See Reg. 41 (cr	nfg_DPLL_freq_lim	it) for details.



FINAL

DATASHEET

Address (hex): 43

Register Name	cnfg_interrupt_mask [7:0]		Description	(R/W) Bits [7:0] of the interrupt mask register.		Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
SEC3 interrupt not masked				SEC2 interrupt not masked	SEC1 interrupt not masked			
Bit No.	Description			Bit Value	Value Description			
7	SEC3 interrupt no Mask bit for inpu			0 1	Input SEC3 cannot generate interrupts. Input SEC3 can generate interrupts.			
[7:2]	Not used.			-		-		
3	SEC2 interrupt n Mask bit for inpu			0 1	Input SEC2 cannot generate interrupts. Input SEC2 can generate interrupts.			
2	SEC1 interrupt n Mask bit for inpu			0 1	Input SEC1 cannot generate interrupts. Input SEC1 can generate interrupts.			
[1:0]	Not used.			-		-		

Register Name cnfg_interrupt_ [15:8]		ask	Description	(R/W) Bits [15:8] of the interrupt mask register.		Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
operating_ mode interrupt not masked	main_ref_failed interrupt not masked						SEC4 interrupt not masked
Bit No.	Description			Bit Value	Value Description		
7	operating_mode interrupt not masked Mask bit for operating_mode interrupt.			0 1	Operating mode cannot generate interrupts. Operating mode can generate interrupts.		
6	main_ref_failed interrupt not masked Mask bit for main_ref_failed interrupt.			0 1	Main reference failure cannot generate interrupts. Main reference failure can generate interrupts.		
[5:1]	Not used.			-		-	
0	SEC4 interrupt not masked Mask bit for input SEC4 interrupt.			0 1		not generate inter generate interrup	•



FINAL

DATASHEET

Address (hex): 45

Register Name	cnfg_interrupt_m [23:16]	ask	Description	(R/W) Bits [23:1 mask register.	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	T4_status interrupt not masked						
Bit No.	Description			Bit Value	Value Descriptio	n	
7	Not used.			-		-	
6	T4_status Mask bit for T4_s	status interrupt.		0 1	Change in T4 sta Change in T4 sta	_	
[5:0]	Not used.			-		-	

Address (hex): 46

Register Name	cnfg_freq_divn [7:0]		Description	(R/W) Bits [7:0] of factor for inputs feature.		Default Value	1111 1111
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	<u> </u>		divn_va	lue[7:0]			
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	divn_value[7:0]			-	See Reg. 47 (cn	fg_freq_divn) for (details.

Register Name	cnfg_freq_divn [13:8]		Description	(R/W) Bits [13:8] of the division factor for inputs using the DivN feature. Default Value 0011 1111					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			1	divn_v	alue[13:8]	-1	1		
Bit No.	Description			Bit Value	Value Description				
[7:6]	Not used.			-		-			
[5:0]	divn_value[13:8] This register, in c (cnfg_freq_divn) which to divide in The divn feature maximum of 100 value that should 30D3 hex (1249) may result in unr	onjunction with R represents the integrate that use the supports input from MHz; therefore, to written to this 9 dec.). Use of high	teger value by DivN pre-divider. equencies up to a the maximum s register is			ency will be divide s 1. i.e. to divide b			



FINAL

DATASHEET

Register Name	cnfg_monitors		Description	(R/W) Configur controlling seve monitoring and		Default Value	0000 0101*		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ soft_enable	freq_monitor_ hard_enable		
Bit No.	Description	•		Bit Value	Bit Value Value Description				
7	freq_mon_clk Bit to select the s monitors to be e directly from the	ither from the o		0 1		nitors clocked by ou nitors clocked by cr			
6		ther the main_r. L is flagged on the not strictly confordard for the fu ed the TDO pin w	he TDO pin. If orm to the IEEE nction of the TDO vill simply mimic the	0 1	Normal mode, TDO complies with IEEE 1149.1. TDO pin used to indicate the state of the main_ref_fail interrupt status. This allows a sys to have a hardware indication of a source failur very rapidly.				
5		a-fast switching e will disqualify a	mode. When in this a locked-to source ng input cycles.	0	Currently selected source only disqualified by Lea Bucket or frequency monitors. Currently selected source disqualified after less than 3 missing input cycles.				
4	to lock to a pair of the device will be regardless of the SRCSW pin is <i>Lo</i> to input SEC2 reg that input.	ng mode, the device signal present w, the device wigardless of the sidne of this bit is due of this bit is device will be signally and the sidne of this bit is device will be sidned the sidne of this bit is device will be sidned the sidne of this bit is device will be sidned the sidned	vice is only allowed SRCSW pin is High, to input SEC1 on that input. If the II be forced to lock signal present on dependent on the	0 1		e switching mode e evice is always force			
3	there have been input-output pha unknown. If Phas then it can be fro input-output pha further Phase Budisabling Phase	se Build-out has some source sy se relationship of se Build-out is not be relationship, wild-out events to Build-out could of some source of the source of t	s been enabled and vitches, then the of the TO DPLL is o longer required, aintain the current	0 1	Phase Build-ou Phase Build-ou events will occ	ut frozen, no further	Phase Build-out		





FINAL

DATASHEET

Address (hex): 48 (cont...)

Register Name	Name cnfg_monitors Description				(R/W) Configuration register Default Value 0000 01 controlling several input monitoring and switching options.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
freq_mon_clk	los_flag_on_ TDO	ultra_fast_ switch	ext_switch	PBO_freeze	PBO_en	freq_monitor_ hard_enable				
Bit No.	Description	1	-	Bit Value	Value Description	on	•			
2	PBO_en Bit to enable Pha switching. When triggered every ti source- this inclu run states.	enabled a Phase ime the TO DPLL	Build-out event is selects a new	0 1	Phase Build-out degrees phase. Phase Build-out	PLL locks to zero e switching.				
1	freq_monitor_soft_enable Control to enable frequency monitoring of input reference sources using soft frequency alarms.			0 1	Soft frequency monitor alarms disabled. Soft frequency monitor alarms enabled.					
0	freq_monitor_ha Control to enable reference source	e frequency moni	· .	0 1	Hard frequency Hard frequency					



FINAL

DATASHEET

Address (hex): 49

Register Name	cnfg_freq_mon_	on_threshold Description		(R/W) Register to set both the hard and soft frequency alarm limits for the monitors on the input reference sources.		Default Value	0010 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	soft_frequency_	_alarm_threshol	d	hard_frequency_alarm_threshold					
Bit No.	Description			Bit Value	Value Description				
[7:4]	soft_frequency_d Threshold to trig sts_reference_sd This is only used	ger the soft frequources registers.	uency alarms in the	-	value in the reg limit is symmet		by 3.81 ppm. The value of 0010 bin		
[3:0]	hard_frequency_ Threshold to trig the sts_referenc cause a reference	ger the hard fred e_sources regist	quency alarms in ters, which can	-	value in the reg		by 3.81 ppm. The value of 0011 bin		

Register Name	Register Name cnfg_current_freq_mon_ threshold			(R/W) Register hard and soft fr limits for the mocurrently select source.	equency alarm onitors on the	Default Value	0010 0011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
CL	ırrent_soft_frequei	ncy_alarm_thres	shold	C	urrent_hard_frequ	uency_alarm_thres	shold		
Bit No.	Description			Bit Value	Value Description				
[7:4]	current_soft_free Threshold to trigg sts_reference_so currently selected source can be med different limits to	ger the soft frequences register a d source.The cu onitored for freq	uency alarm in the applying to the rrently selected luency using	-	value in the reg limit is symmet		by 3.81 ppm. The value of 0010 bin		
[3:0]	current_hard_fre Threshold to trigg sts_reference_sc currently selected	ger the hard freq ources register a	uency alarm in the	-	value in the reg limit is symmet		by 3.81 ppm. The value of 0011 bin		



FINAL

DATASHEET

Address (hex): 4B

Register Name	cnfg_registers_s	ource_select	Description	tion (R/W) Register to select the Default Value 00 source of many of the registers.						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 2 Bit 1 Bit 0				
			T4_T0_select	equency_measure	ency_measurement_channel_select					
Bit No.	Description			Bit Value	Value Description	on				
[7:5]	Not used.			-		-				
4	T4_T0_select Bit to select betw Reg. 0A, 0B (sts_ Reg. 0C, 0D and Reg. 77, 78 (sts_	_priority_table) 07 (sts_current_	Γ4 path for: DPLL_frequency)	0 1	T0 path registers selected. T4 path registers selected.					
[3:0]	frequency_meas Register to select frequency measu (sts_freq_measu	t which input cha	nnel the Reg. 4C	0011 0111 1000 1001 All other values	rom input SEC1. rom input SEC2. rom input SEC3. rom input SEC4. nel.					

Register Name				(RO) Register from which the frequency measurement result can be read.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			freq_measur	ement_value	•		•		
Bit No.	Description			Bit Value	Value Description				
[7:0]	measurement on Reg. 4B (cnfg_re, will represent the to the frequency crystal oscillator	he value of the free the channel num gisters_source_se offset in frequen monitors. This catto the device, or t	nber selected in elect). This value acy from the clock in be either the	-	calculate the of	2's complement si ífset in ppm of the Ilue should be mul	selected input		



FINAL

DATASHEET

Address (hex): 4D

Register Name	cnfg_DPLL_soft_	_limit	Description	(R/W) Register to program the soft frequency limit of the two DPLLs. Exceeding this limit will have no effect beyond triggering a flag.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 Bit 1 Bi				
freq_lim_ph_ loss			D	PLL_soft_limit_v	value				
Bit No.	Description		Value Description	Value Description					
7	DPLL hits its <i>har</i> Reg. 41 and Reg results in the DP	e phase lost indicard frequency limit and the second configured to the second configure of the second configuration configure of the second configure of the second configure	as programmed in freq_limit). This nase lost state any		Phase lost/locked determined normally. Phase lost forced when DPLL tracks to hard lir				
[6:0]	DPLL_soft_limit_value Register to program to what extent either of the DPLLs tracks a source before raising its soft frequency alarm flag (Bits 5 and 4 of Reg. 09, sts_operating). This offset is compared to the crystal oscillator frequency taking into account any programmed calibration.			-	by 0.628 ppm. 7	The limit is symme	ply this 7-bit value etrical about zero. lent to ±8.79 ppm.		

Register Name	cnfg_upper_thre	shold_0	Description	activity alarm s	to program the setting limit for Configuration 0.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
	1	Leaky B	ucket Configuratio	n upper_thresho	old_0_value	•	-
Bit No.	Description			Bit Value	Value Descript	on	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by When the accumprogrammed as the second control of the	-t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 53 (cnfg_decout occur, the acc	aput has either reach cycle in r is incremented 1, or 8 cycles, as ay_rate_0), in umulator is hes the value old_0_value, the	-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an



FINAL

DATASHEET

Address (hex): 51

Register Name	cnfg_lower_thres	eshold_0 Description		(R/W) Register to program the activity alarm resetting limit for Leaky Bucket Configuration 0.		Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	•	Leaky E	Bucket Configuration	on lower_threshol	ld_0_value	- 1	-
Bit No.	Description			Bit Value	Value Descripti	on	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	at operates on a sidetects that an in erratic, then for the accumulation of 1, 2, Reg. 53 (cnfg_denot occur, the accumulation of 1, 2, Reg. 53 (cnfg_denot occur, the accumulation).	nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in cumulator is	-	Value at which inactivity alarm.	the Leaky Bucket .	will reset an

Register Name	cnfg_bucket_size	e_0	Description	(R/W) Register maximum size Bucket Configu			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leak	y Bucket Configura	tion bucket_size	_0_value		
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	at operates on a detects that an in erratic, then for so, the accumulate the period of 1, 2, Reg. 53 (cnfg_denot occur, the accumulate that occur, the accumulate that occur is the accumulate	nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_0), in	-		the Leaky Bucket veven with further in	•



FINAL

DATASHEET

Address (hex): 53

Register Name	cnfg_decay_rate	_0	Description	"decay" or "lea	P) Register to program the Default Value 0000 0001 ay" or "leak" rate for Leaky et Configuration 0.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0			
						-	t Configuration te_O_value			
Bit No.	Description			Bit Value	Value Description	on				
[7:2]	Not used.			-		-				
[1:0]	occur, the accum The Leaky Bucke "decay" at the sa	t operates on a 1 detects that an ir n erratic, then for s, the accumulate h period of 1, 2, 4 his register, in who allator is decrement can be programme rate as the "f	nput has either reach cycle in or is incremented 4, or 8 cycles, as sich this does not ented by 1.	00 01 10 11	Bucket decay ra	te of 1 every 128 to te of 1 every 256 to te of 1 every 512 to te of 1 every 1024	ms. ms.			

Register Name	cnfg_upper_thre	shold_1	Description	activity alarm s	to program the etting limit for Configuration 1.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	Leaky Bu	ucket Configuratio	on upper_thresho	ld_1_value	•	1
Bit No.	Description			Bit Value	Value Descripti	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by When the accumprogrammed as to see the see	-t operates on a 1 detects that an in n erratic, then for s, the accumulato h period of 1, 2, 4 Reg. 57 (cnfg_decnot occur, the acc	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_1), in umulator is the the value old_1_value, the	-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an



FINAL

DATASHEET

Address (hex): 55

Register Name	cnfg_lower_thres	shold_1	Description	(R/W) Register t activity alarm re Leaky Bucket Co	Default Value	ue 0000 0100			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	•	Leaky E	Bucket Configuration	n lower_threshold	d_1_value	•	-		
Bit No.	Description			Bit Value	Value Description				
[7:0]	by 1, and for eac programmed in F which this does r decremented by	toperates on a 1 detects that an in erratic, then for the accumulate of the period of 1, 2, and the accumulate of the period of the accumulate of the accumu	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-	Value at which the inactivity alarm.	ne Leaky Bucket v	will reset an		

egister Name	cnfg_bucket_size	e_1	Description	. , , .	r to program the Default Value 0000 10 e limit for Leaky uration 1.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	Leak	y Bucket Configura	tion bucket_size	_1_value		T.
Bit No.	Description			Bit Value	Value Descripti		
[7:0]		et operates on a detects that an n erratic, then for s, the accumulate the period of 1, 2, Reg. 57 (cnfg_denot occur, the ac 1.	input has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_1), in cumulator is	-		the Leaky Bucket veven with further in	•



FINAL

DATASHEET

Address (hex): 57

Register Name	cnfg_decay_rate	_1	Description	. , ,	to program the k" rate for Leaky Iration 1.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						,	et Configuration ate_1_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-		-	
[1:0]	by 1, and for each programmed in the occur, the accum The Leaky Bucke "decay" at the sa	t operates on a detects that an n erratic, then f s, the accumular h period of 1, 2 his register, in valuator is decrer t can be programe rate as the	input has either or each cycle in tor is incremented , 4, or 8 cycles, as which this does not mented by 1.	00 01 10 11	Bucket decay ra Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.

Register Name	cnfg_upper_thre	shold_2	Description	activity alarm s	to program the etting limit for Configuration 2.	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	
	1	Leaky Bı	ucket Configuratio	n upper_thresho	old_2_value	•	1
Bit No.	Description			Bit Value	Value Descripti	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by When the accum programmed as t	-t operates on a 1 detects that an in n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 5B (cnfg_decout occur, the acc	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_2), in umulator is the the value old_2_value, the	-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an



FINAL

DATASHEET

Address (hex): 59

Register Name	cnfg_lower_thres	shold_2	Description	(R/W) Register t activity alarm re Leaky Bucket Co	esetting limit for	Default Value	0000 0100
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Leaky B	Bucket Configuration	on lower_threshol	d_2_value	-	1
Bit No.	Description			Bit Value	Value Description	on	
[7:0]	by 1, and for eac programmed in R which this does r decremented by	t operates on a 1 detects that an ir n erratic, then for s, the accumulato h period of 1, 2, 4 deg. 5B (cnfg_decort occur, the accumulato 1.	nput has either reach cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in cumulator is	-	Value at which t inactivity alarm.	the Leaky Bucket	will reset an

Register Name	cnfg_bucket_size	e_2	Description	(R/W) Register maximum size Bucket Configu	,		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	Leak	y Bucket Configura	tion bucket_size	_2_value		- 1
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	et operates on a 3 detects that an i detects that an i detects, then for some first the accumulate of 1, 2, Reg. 5B (cnfg_denot occur, the accumulate of the	nput has either or each cycle in or is incremented 4, or 8 cycles, as cay_rate_2), in	-		the Leaky Bucket veven with further in	•



FINAL

DATASHEET

Address (hex): 5B

Register Name	cnfg_decay_rate	_2	Description	. , , .	to program the k" rate for Leaky ration 2.	Default Value	0000 0001
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
						-	t Configuration te_2_value
Bit No.	Description			Bit Value	Value Description	on	
[7:2]	Not used.			-		-	
[1:0]	occur, the accum The Leaky Bucke "decay" at the sa	t operates on a 1 detects that an ir n erratic, then for s, the accumulate h period of 1, 2, 4 his register, in who allator is decrement can be programme rate as the "f	nput has either reach cycle in or is incremented 4, or 8 cycles, as nich this does not ented by 1.	00 01 10 11	Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 1024	ms. ms.

Register Name	cnfg_upper_thre	shold_3	Description	(R/W) Register activity alarm so Leaky Bucket C	etting limit for	Default Value	0000 0110
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O
	•	Leaky Bu	ucket Configuratio	n upper_thresho	ld_3_value	•	
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by When the accumprogrammed as t	the operates on a 12 detects that an in a erratic, then for s, the accumulator the period of 1, 2, 4 deg. 5F (cnfg_decapt) occur, the accumulator occur, the accumulator occur, the accumulation of the accumu	put has either each cycle in r is incremented l, or 8 cycles, as ay_rate_3), in umulator is the the value old_3_value, the	-	Value at which inactivity alarm	the Leaky Bucket ·	will raise an



FINAL

DATASHEET

Address (hex): 5D

Register Name	cnfg_lower_thres	shold_3	Description	(R/W) Register to program the Default Value 000 activity alarm resetting limit for Leaky Bucket Configuration 3.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	•	Leaky B	ucket Configuratio	n lower_threshold	1_3_value		•		
Bit No.	Description			Bit Value	Value Description				
[7:0]	during a cycle, it failed or has bee which this occurs by 1, and for eac programmed in F which this does r decremented by The lower_thresh	to operates on a 1 detects that an ir n erratic, then for s, the accumulato the period of 1, 2, 4 deg. 5F (cnfg_decount occur, the accumulate occur, the a	nput has either each cycle in r is incremented 1, or 8 cycles, as ay_rate_3), in umulator is	-	Value at which the inactivity alarm.	ne Leaky Bucket v	will reset an		

Register Name				. , , .	r to program the Default Value 0000 100 Ilimit for Leaky uration 3.		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	Leak	y Bucket Configura	tion bucket_size	_3_value		- 1
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	by 1, and for eac programmed in F which this does r decremented by	et operates on a 3 detects that an i detects that an i den erratic, then for so, the accumulate the period of 1, 2, Reg. 5F (cnfg_denot occur, the accumulate 1.	nput has either r each cycle in or is incremented 4, or 8 cycles, as cay_rate_3), in	-		the Leaky Bucket veven with further in	•



FINAL

DATASHEET

Register Name	cnfg_decay_rate	_3	Description		to program the k" rate for Leaky tration 3.	Default Value 0000 0001			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						,	et Configuration ate_3_value		
Bit No.	Description			Bit Value	Value Description	on			
[7:2]	Not used.			-		-			
[1:0]	by 1, and for each programmed in the occur, the accum The Leaky Bucke "decay" at the sa	t operates on a detects that an n erratic, then for the accumular h period of 1, 2 his register, in woulator is decrered to can be programe rate as the	input has either or each cycle in tor is incremented , 4, or 8 cycles, as which this does not mented by 1.	00 01 10 11	Bucket decay ra	ate of 1 every 128 ate of 1 every 256 ate of 1 every 512 ate of 1 every 102	ms. ms.		



FINAL

DATASHEET

egister Name	cnfg_output_fre (02)	quency	Description		to configure and quencies available	Default Value	1000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	output	_freq_02							
Bit No.	Description			Bit Value	Value Description	on			
[7:4]	_	the output freque		0000		= output disabled. = 25 MHz (Ethernet	t)		
	dependent on the the T4 APLL. The	ne frequencies of ese are configured	the TO APLL and d in Reg. 64 and	0001	Reg. 20[1] at 0 = 2 kHz. Reg. 20[1] at 1 = 50 MHz (Ethernet)				
		re detail see the soutput frequencie		0010	Reg. 20[1] at 0 = 8 kHz Reg. 20[1] at 1 = 62.5 MHz (Ethernet)				
	50 MHz, 62.5 M	ionally, for the Ethernet frequencies 25 MHz, Hz, 62.5 MHz and 125 MHz, Ethernet guration register cnfg_enet_freq (Reg. 20) Reg. 20[1] at 0 = Digital2 Reg. 20[1] at 1 = 125 MH							
	must be approp	riately programme	ed.	0100		= Digital1 (Reg. 39) = 25 MHz (Ethernet)			
	Bit [6] of Reg. 2 Ethernet APLL.	0 enables (1) or d	isables (0) the	0101	Reg. 20[1] at 0 = TO APLL frequency/48 Reg. 20[1] at 1 = 50 MHz (Ethernet)				
		0 selects (1) or disncy output at 02.	sables (0) the	0110		= TO APLL frequenc = 62.5 MHz (Etherr	• ·		
				0111		= TO APLL frequenc = 125 MHz (Ethern	• •		
				1000	Reg. 20[1] at 0 = T0 APLL frequency/8 Reg. 20[1] at 1 = 25 MHz (Ethernet)				
				1001	Reg. 20[1] at 0 = TO APLL frequency/6 Reg. 20[1] at 1 = 50 MHz (Ethernet)				
				1010	Reg. 20[1] at 0 = T0 APLL frequency/4 Reg. 20[1] at 1 = 62.5 MHz (Ethernet)				
				1011		= T4 APLL frequenc = 125 MHz (Ethern			
				1100	0	= T4 APLL frequenc = 25 MHz (Ethernet	• .		
				1101		= T4 APLL frequenc = 50 MHz (Ethernet	• ·		
				1110		= T4 APLL frequenc = 62.5 MHz (Etherr			
				1111	Reg. 20[1] at 0 = T4 APLL frequency/4 Reg. 20[1] at 1 = 125 MHz (Ethernet)				
[3:0]	Not used.			-		-			



FINAL

DATASHEET

Register Name	cnfg_output_fre (O3)	quency	Description	—	to configure and uencies available	Default Value	0000 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
	1				output_	_freq_03	•		
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-		-			
[3:0]	_	the output freque	•	0000		= output disabled. = 25 MHz (Ethern			
	dependent on the the T4 APLL. The	ne frequencies of t ese are configured	he TO APLL and I in Reg. 64 and	0001	Reg. 20[2] at 0 = 2 kHz. Reg. 20[2] at 1 = 50 MHz (Ethernet)				
	_	re detail see the de output frequencies		0010	Reg. 20[2] at 0 = Reg. 20[2] at 1 =	= 8 kHz = 62.5 MHz (Ethe	rnet)		
	50 MHz, 62.5 M	the Ethernet frequ IHz and 125 MHz, gister cnfg_enet_fi	Ethernet	0011	Reg. 20[2] at 0 = Digital2 (Reg. 39) Reg. 20[2] at 1 = 125 MHz (Ethernet)				
	must be approp	riately programme	d.	0100	Reg. 20[2] at 0 = Digital1 (Reg. 39) Reg. 20[2] at 1 = 25 MHz (Ethernet)				
	Bit [6] of Reg. 20 enables (1) or disable Ethernet APLL.	sables (0) the	0101	0	= TO APLL frequer = 50 MHz (Ethern	• •			
		0 selects (1) or dis ncy output at 03.	sables (0) the	0110		= TO APLL frequer = 62.5 MHz (Ethe	• .		
				0111	Reg. 20[2] at 0 = T0 APLL frequency/12 Reg. 20[2] at 1 = 125 MHz (Ethernet)				
				1000	Reg. 20[2] at 0 = T0 APLL frequency/8 Reg. 20[2] at 1 = 25 MHz (Ethernet)				
				1001	Reg. 20[2] at 0 = T0 APLL frequency/6 Reg. 20[2] at 1 = 50 MHz (Ethernet)				
				1010	Reg. 20[2] at 0 = T0 APLL frequency/4 Reg. 20[2] at 1 = 62.5 MHz (Ethernet)				
				1011		= T4 APLL frequer = 125 MHz (Ether			
				1100	0	= T4 APLL frequer = 25 MHz (Ethern	• ,		
				1101		= T4 APLL frequer = 50 MHz (Ethern	• .		
				1110	0	= T4 APLL frequer = 62.5 MHz (Ethe	• .		
				1111		= T4 APLL frequer = 125 MHz (Ether	• .		



FINAL

DATASHEET

Register Name	cnfg_output_fre (01 & 04)	quency	Description		to configure and Juencies available and 04.	Default Value	1000 0100	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
	output	_freq_01		output_freq_04				
Bit No.	Description			Bit Value	Value Description	on		
[7:4]			ency available at	0000	Reg. 20[5] at 0 Reg. 20[5] at 1			
	dependent on the the T4 APLL. The	ne frequencies of ese are configure	the TO APLL and d in Reg. 64 and	0001	Reg. 20[5] at 0 = 2 kHz. Reg. 20[5] at 1 = 50 MHz (Ethernet)			
		re detail see the soutput frequencie		0010	Reg. 20[5] at 0 = 8 kHz Reg. 20[5] at 1 = 62.5 MHz (Ethernet)			
	50 MHz, 62.5 M	the Ethernet freq IHz and 125 MHz gister cnfg_enet_		0011	Reg. 20[5] at 0 Reg. 20[5] at 1	= T0 APLL/2 = 125 MHz (Ether	net)	
	must be approp	riately programm	ed.	0100		= Digital1 (Reg. 39 = 25 MHz (Ethern		
	Bit [6] of Reg. 2 Ethernet APLL.	0 enables (1) or c	disables (0) the	= TO APLL frequer = 50 MHz (Ethern	• .			
		O selects (1) or di ncy output at 01.		0110		= TO APLL frequer = 62.5 MHz (Ethe	• .	
				0111		= TO APLL frequer = 125 MHz (Ether	• .	
				1000	Reg. 20[5] at 0 = T0 APLL frequency/8 Reg. 20[5] at 1 = 25 MHz (Ethernet)			
				1001	Reg. 20[5] at 0 = T0 APLL frequency/6 Reg. 20[5] at 1 = 50 MHz (Ethernet)			
				1010	Reg. 20[5] at 0 = T0 APLL frequency/4 Reg. 20[5] at 1 = 62.5 MHz (Ethernet)			
				1011		= T4 APLL frequer = 125 MHz (Ether		
				1100		= T4 APLL frequer = 25 MHz (Ethern	• .	
				1101	Reg. 20[5] at 0 = T4 APLL frequency/16 Reg. 20[5] at 1 = 50 MHz (Ethernet)			
				1110	Reg. 20[5] at 0 = T4 APLL frequency/8 Reg. 20[5] at 1 = 62.5 MHz (Ethernet)			
				1111		= T4 APLL frequer = 125 MHz (Ether		



FINAL

DATASHEET

Address (hex): 62 (cont...)

tegister Name	cnfg_output_fre (01 & O4)	equency	Description		to configure and Juencies available and 04.	Default Value	1000 0100		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
	output	_freq_01	•	output_freq_04					
Bit No.	Description			Bit Value	Value Description				
[3:0]	_		ency available at	0000	0	= output disabled = 25 MHz (Ethern			
	dependent on the T4 APLL. Th	he frequencies of ese are configure	the TO APLL and d in Reg. 64 and	0001	Reg. 20[4] at 0 = 2 kHz. Reg. 20[4] at 1 = 50 MHz (Ethernet)				
		ore detail see the output frequencie	detailed section on es.	0010	Reg. 20[4] at 0 = 8 kHz Reg. 20[4] at 1 = 62.5 MHz (Ethernet)				
	Additionally, for the E 50 MHz, 62.5 MHz ar configuration register	MHz and 125 MHz	, Ethernet	0011		= Digital2 (Reg. 39 = 125 MHz (Ether			
	must be approp	riately programm	ed.	0100		= Digital1 (Reg. 39 L = 25 MHz (Ether			
	Bit [6] of Reg. 20 enables (1) or d Ethernet APLL.		disables (0) the	= TO APLL frequer = 50 MHz (Ethern	• •				
		0 selects (1) or dency output at 04.		0110		= TO APLL frequer = 62.5 MHz (Ethe	• .		
				0111		= TO APLL frequer = 125 MHz (Ether	• •		
				1000		t 0 = TO APLL frequency/8 t 1 = 25 MHz (Ethernet)			
				1001	Reg. 20[4] at 0 = TO APLL frequency/6 Reg. 20[4] at 1 = 50 MHz (Ethernet) Reg. 20[4] at 0 = TO APLL frequency/4 Reg. 20[4] at 1 = 62.5 MHz (Ethernet)				
				1010					
				1011	Reg. 20[4] at 0 = T4 APLL frequency/2 Reg. 20[4] at 1 = 125 MHz (Ethernet)				
				1100		= T4 APLL frequer = 25 MHz (Ethern	• •		
				1101		= T4 APLL frequer = 50 MHz (Ethern			
				1110		= T4 APLL frequer = 62.5 MHz (Ethe	• .		
				1111		= T4 APLL frequer = 125 MHz (Ether	• •		



FINAL

DATASHEET

Address (hex): 63

Register Name	cnfg_output_fre (MFrSync)	equency	Description	enable the free	(R/W) Register to configure and enable the frequencies available on MFrSync output.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
MFrSync_en	FrSync_en								
Bit No.	Description			Bit Value	Value Description				
7	MFrSync_en Register bit to e (MFrSync).	nable the 2 kHz	Sync output	0 1	Output MFrSync disabled. Output MFrSync enabled.				
6	FrSync_en Register bit to e (FrSync).	nable the 8 kHz	Sync output	0	Output FrSync disabled. Output FrSync enabled.				
[5:0]	Not used.			-		-			

Register Name	cnfg_T4_DPLL_fi	requency	Description	(R/W) Register DPLL and seve parameters for	0000 0101				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
						T4_DPLL_frequenc	су		
Bit No.	Description			Bit Value	Value Description	on			
[7:3]	Not used.			-	-				
[2:0]	the DPLL in the T will also affect th in turn, affects th O1 - O4 see Reg. not use the T4 DI run directly from (cnfg_TO_DPLL_i required from the	gure the frequer 4 path. The freq e frequency of the frequencies at 60 - Reg. 62. It PLL at all, but use the TO DPLL out frequency). If are e T4 APLL then to It, as the T4 APLL	ncy of operation of quency of the DPLL he T4 APLL which, vailable at outputs is also possible to se the T4 APLL to tput, see Reg. 65 by frequencies are the T4 DPLL should input is squelched	000 001 010 011 100 101 110 111	12E1, T4 APLL 1 16E1, T4 APLL 1 24DS1, T4 APLL 16DS1, T4 APLL E3, T4 APLL free	` ,	4 MHz. 72 MHz. 224 MHz. 16 MHz. MHz.		



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_fi	requency	Description	(R/W) Register to configure the TO Default Value 0000 DPLL and several other parameters for the TO path.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
T4_meas_T0_ ph	T4_APLL_for_ T0					TO_DPLL_frequen	осу		
Bit No.	Description			Bit Value	Value Description				
7	to measure phase	ntrol the feature se offset from the path is disabled a to measure the p	and the phase phase between the	0 1	Normal- T4 Path normal operation. T4 DPLL disabled, T4 phase detector use measure phase between selected T0 inpuselected T4 input.				
6	input from the T4	elect whether the 4 DPLL or the TO then the freque	T4 APLL takes its DPLL. If the TO ncy is controlled by	0 1	T4 APLL takes its input from the T4 DPLL. T4 APLL takes its input from the T0 DPLL.				
[5:4]	TO_freq_to_T4_A Register to select APLL when select	t the TO frequen	cy driven to the T4 APLL_for_TO.	00 01 10 11	16E1, T4 APLL f 24DS1, T4 APLL	requency = 98.30 requency = 131.0 frequency = 148 frequency = 98.8	72 MHz. .224 MHz.		
3	Not used.			-	-				
[2:0]	the DPLL/APLL in	gure the frequennenthe the TO path. Th	cy of operation of his register affects	000 001	77.76 MHz, digi TO APLL frequer 77.76 MHz, and				
	the frequencies available at outputs 01 to 04, see Reg. 60 - Reg. 63.				TO APLL frequency = 311.04 MHz. 12E1, TO APLL frequency = 98.304 MHz. 16E1, TO APLL frequency = 131.072 MHz. 24DS1, TO APLL frequency = 148.224 MHz. 16DS1, TO APLL frequency = 98.816 MHz. Not used. Not used.				



FINAL

DATASHEET

Address (hex): 66

Register Name	cnfg_T4_DPLL_bw Description			(R/W) Register to bandwidth of th	•	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
						T4_DPLL	_bandwidth	
Bit No.	Description			Bit Value	Value Description			
[7:2]	Not used.			-	-			
[1:0]	T4_DPLL_bandw Register to config		th of the T4 DPLL.	00 01 10 11	T4 DPLL 18 Hz k T4 DPLL 35 Hz k T4 DPLL 70 Hz k Not used.	andwidth.		

Register Name	cnfg_TO_DPLL_ld	ocked_bw	Description	(R/W) Register to configure the Default Value 000 bandwidth of the TO DPLL, when phase locked to an input.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			1	TO_DPLL_locked_bandwidth					
Bit No.	Description			Bit Value	Value Description				
[7:4]	Not used.			-	-				
[3:0]	when locked to a	gure the bandwid n input reference hether this bandv	th of the TO DPLL c. Reg. 3B Bit 7 is vidth is used all of I to when phase	1000 1001 1010 1011 1100 1101 1111 0000 0001 All other values	TO DPLL 0.3 Hz I TO DPLL 0.6 Hz I TO DPLL 1.2 Hz I TO DPLL 2.5 Hz I TO DPLL 4 Hz Ioo TO DPLL 8 Hz Ioo TO DPLL 18 Hz Ioo TO DPLL 18 Hz Ioo		l. l.		





FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_a	acq_bw	Description	(R/W) Register to configure the bandwidth of the TO DPLL, when not phase locked to an input.		Default Value	0000 1111	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
				TO_DPLL_acquisition_bandwidth				
Bit No.	Bit No. Description				Value Descriptio	n		
[7:4]	Not used.			-				
[3:0]	when acquiring p Reg. 3B Bit 7 is u	gure the bandwid bhase lock on an i used to control wh used or automat		1000 1001 1010 1011 1100 1101 1111 0000 0001 All other values	TO DPLL 1.2 Hz a TO DPLL 2.5 Hz a TO DPLL 4 Hz acc TO DPLL 8 Hz acc	acquisition bandwacquisition bandwacquisition bandwacquisition bandwacquisition bandwidquisition bandwicquisition bandwacquisition bandwacquisition bandwacquisition bandwacquisition bandwacquisition bandwacquisition bandw	vidth. vidth. vidth. vidth. lth. lth. idth. idth.	



FINAL

DATASHEET

Register Name	cnfg_T4_DPLL_a	lamping	Description						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit	Bit 2 Bit 1 I			
	T4	1_PD2_gain_alog_	_8k			T4_damping			
Bit No.	Description			Bit Value	Value D	escriptio	n		
7	Not used.			-			-		
[6:4]	when locking to a analog feedback	ol the gain of the a reference of 8 k mode. This settin election is enabled	Hz or less in g is only used if	-	Gain value of the Phase Detector 2 when lockin an 8 kHz reference in analog feedback mode.				
3	Not used.			-			-		
[2:0]	DPLL. The bit val damping factors, selected. Dampii (011).	gure the damping ues corresponds to depending on the ng factor of 5 bein or the Damping Fa n (right) are tabula	to different e bandwidth g the default ctors given in the	001 010 011 100 101	T4 DPLL damping factor at the following base frequency selections: 18 Hz				
	Damping Factor		Gain Peak	110	Not use	d.			
	1.2 2.5 5 10 20		0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	111	Not use	d.			



FINAL

DATASHEET

Register Name	cnfg_TO_DPLL_c	damping	Description	(R/W) Register damping factor along with the g Detector 2 in so	0001 0011				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	В	it 2	Bit	1	Bit 0
	TO	D_PD2_gain_alog	_8k			1			
Bit No.	Description			Bit Value	Value D	escriptio	n		
7	Not used.			-			-		
[6:4]	when locking to analog feedback	rol the gain of the a reference of 8 k a mode. This settir election is enable		-	Gain value of the Phase Detector 2 when lockir an 8 kHz reference in analog feedback mode.				
3	Not used.			-			-		
[2:0]	DPLL. The bit val	gure the damping lues corresponds , depending on th ng factor of 5 beir	to different e bandwidth	001 010 011 100	TO DPLL damping factor at the following bandw frequency selections: ≤4 Hz 8 Hz 18 Hz 35 Hz 70 Hz 5 2.5 1.2 1.2 1.2 1.2 5 5 5 5 5 5 5 5 5 5 10 10 5 5 5 5 10 20 Not used. Not used. Not used.				70 Hz 1.2 2.5 5
		or the Damping Fa n (right) are tabul	actors given in the ated below.	100					
	Damping Factor		Gain Peak	000 110					
	1.2 2.5 5 10 20		0.4 dB 0.2 dB 0.1 dB 0.06 dB 0.03 dB	111					



FINAL

DATASHEET

Register Name	cnfg_T4_DPLL_I	PD2_gain	Description	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the T4 DPLL.					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
T4_PD2_gain_ enable		T4_PD2_gain_al	og		T4_PD2_gain_digital				
Bit No.	Description			Bit Value	Value Description	on			
7	T4_PD2_gain_e	nable		0 1	T4 DPLL Phase of gain determir - digital feedbac - analog feedbac	T4 DPLL Phase Detector 2 not used. T4 DPLL Phase Detector 2 gain enabled and choice of gain determined according to the locking mode - digital feedback mode - analog feedback mode - analog feedback at 8 kHz.			
[6:4]	when locking to analog feedback	rol the gain of Pha a reference, high a mode. This setti selection is disab	er than 8 kHz, in ing is not used if	-	- Gain value of Phase Detector 2 when high frequency reference in analog fee				
3	Not used.			-		-			
[2:0]	when locking to mode. This setting	ol the gain of Pha a reference in dig ng is always usec		-		nase Detector 2 w ital feedback mod	hen locking to any e.		



FINAL

DATASHEET

Address (hex): 6D

Register Name	cnfg_TO_DPLL_F	PD2_gain	Description	gain of Phase D	(R/W) Register to configure the gain of Phase Detector 2 in some modes for the TO DPLL. Default Value 1100 0010					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 0				
TO_PD2_gain_ enable	,	TO_PD2_gain_ai	log		7	ital				
Bit No.	Description			Bit Value	Value Description	n				
7	TO_PD2_gain_er	nable		0 1		ed. nabled and choice he locking mode:				
[6:4]	TO_PD2_gain_ald Register to control when locking to a analog feedback automatic gain so TO_PD2_gain_er	ol the gain of Ph a reference, high mode. This sett election is disab	er than 8 kHz, in ing is not used if	-	Gain value of Phase Detector 2 when lo high frequency reference in analog feed					
3	Not used.			-		-				
[2:0]		ol the gain of Ph a reference in di ng is always usec		-		ase Detector 2 w tal feedback mod	hen locking to any e.			

Register Name	cnfg_phase_offse [7:0]	et	Description	(R/W) Bits [7:0] offset control re	•	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	'		phase_offse	et_value[7:0]	1	-	1	
Bit No.	Description			Bit Value	Value Description			
[7:0]	phase_offset_value[7:0] Register forming part of the phase offset control.			-	See Reg. 71, o	enfg_phase_offset[:	15:8] for more	



FINAL

DATASHEET

Register Name	cnfg_phase_offs [15:8]	et	Description	(R/W) Bits [15: offset control re	8] of the phase egister.	Default Value	0000 0000
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	1	phase_offse	t_value[15:8]			1
Bit No.	Description			Bit Value	Value Descript	ion	
[7:0]	the phase offset is locked to an in internal signals to order to avoid thi "ramped" to the	part of the phas register is written put, then it is popecome out of sy is, the phase offs new value. If the ed when the devinecessary, and the disabled, see Fator.	ce is in Holdover, his automatic Reg. 7C,		the contents of This value is a number. The value is a number. The value extent of the picoseconds. The phase offs "traditional" de represents a frinternal 77.76 represented may value of the reginternal 77.76 If, for example, that is +1 ppm oscillator, then offset, will be devalue of 1024 produce a comoutput clock. NoteThe exact clock is determined in Locked in the locked to in the locked	is register is to be of Reg. 70 cnfg_pha 16-bit 2's complen alue multiplied by 6 and applied phase of the experience of	se_offset[7:0]. nent signed 6.279 represents ffset in control to a per 6.279 actually the period of an a, therefore, be ollows. Each bit ne period of the by 2 ¹¹ . If to a reference espect to a perfect ence the phase n. Programming a et register will the 77.76 MHz ernal 77.76 MHz t state of the DPLL depends on that of r Free-run it





FINAL

DATASHEET

Register Name	cnfg_PBO_phase	_offset	Description	(R/W) Register time error of Ph events.	0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
			- 1	PBO_pr	nase_offset		•
Bit No.	Description			Bit Value	Value Description	n	
[7:6]	Not used.			-		-	
[5:0]	PBO_phase_offset Each time a Phase there is an uncer which translates mean error over a designed to be ze introduce a fixed will have the effet positive or negation	se Build-out ever tainty of up to 5 to a phase hit o a large number ero. This register offset into each ct of moving the	ns introduced n the output. The of events is r can be used to PBO event. This	-	number. The valu	ue multiplied by C set in nanosecond ess than -1.4 ns	ds. Values greater should NOT be



FINAL

DATASHEET

Register Name	cnfg_phase_loss	s_fine_limit	Description		to configure some ers of the TO DPLL	Default Value	1010 0010		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
fine_limit_en	noact_ph_loss	narrow_en		•	pi	hase_loss_fine_li	imit		
Bit No.	Description	1		Bit Value	e Value Description				
7		disabled, phase ne other means v abled when mult Reg. 74,		0 1	Phase loss indication only triggered by other Phase loss triggered when phase error exceel limit programmed in phase_loss_fine_limit, Bits [2:0].				
6	and will phase lo when a source b giving tolerance indicated, then fi instigated (±360	when the DPLL is not consider phock to the neares ecomes available to missing cycles requency and pholocking). This both indicate phase	detects this lase lock to be lost t edge (±180°) e again, hence s. If phase loss is	0 1	indication.	ference does not	trigger phase lost ication.		
5	narrow_en (test Set to 1 (default			0 1	Set to 1				
[4:3]	Not used.			-		-			
[2:0]	lost or locked. The window size of a position of the in the window limit indicates phase any time then pheror most cases the satisfactory. The to the value, so a	y Bit 7, this regis it which the device the default value of round ±90 - 180 inputs to the DPLL for 1 - 2 seconds lock. If it is outsinase loss is immediate default value window size chas a value of 1 (001	ce indicates phase of 2 (010) gives a of. The phase has to be within a before the device de the window for ediately indicated.	000 001 010 011 100 101 110 111	Small phase wing Recommended v))	cates phase loss of dow for phase loo value. indow for phase l	ck indication.		





FINAL

DATASHEET

Register Name	cnfg_phase_loss	Default Value	1000 0101						
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss	_coarse_limit			
Bit No.	Description			Bit Value	Value Description	on			
7	coarse_lim_phas Register bit to en whose range is d phase_loss_coar sets the limit in th that the input ph indicates phase l	nable the coarse petermined by rse_limit Bits [3:0 ne number of inputses can move by]. This register ut clock cycles (UI)	0 1	detector.				
6	of applied jitter a the input frequer range phase dete employed. This b detector. This all and therefore ke	and still do direct ney rate (up to 77 ector and phase I it enables the wid ows the device to ep track of, drifts The range of th e register used fo	.76 MHz), a wide ock detector is de range phase be tolerant to, in input phase of e phase detector	0 1	Wide range phase detector off. Wide range phase detector on.				
5	over many thous excellent jitter ar enables that pha algorithm, so that a faster pull-in of the phase measucan give a slower frequencies, but overshoot. Setting this bit in with a 19.44 MH	sed in the DPLL all et when this is ac tector can measu ands of input cycle and wander tolerar ise result to be used to the DPLL. If this is is in the DPLL. If this is included also be used a direct locking moderate input, would give as a 19.44 MH e, where the input	Igorithm. Bit 6 tivated. The tre and keep track les, thus allowing nce. This bit sed in the DPLL easurement gives bit is not set then it to ±360° which gher input ed to give less ode, for example we the same z input used with		However it will still remember its original position over many thousands of UI if B				
4	Not used.			-		-			



FINAL

DATASHEET

Address (hex): 74 (cont...)

Register Name	cnfg_phase_loss	s_coarse_limit	Description	(R/W) Register to configure some of the parameters of the TO DPLL phase detector. Default Value 1000 0101					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
coarse_lim_ phaseloss_en	wide_range_en	multi_ph_resp			phase_loss_	_coarse_limit			
Bit No.	Description		•	Bit Value	Value Description	n			
[3:0]	and the coarse p When locking to tolerance greated DPLL can be con many input clock with very low bar how many UI ove tracked. It also s loss detector, wh multi-UI phase ca	f the coarse phase phase detector. a high frequency or than 0.5 UI is reasing periods. This is periods. This reger which the input ets the range of the phase phase production.	signal, and jitter quired, then the hase errors over particularly useful ister configures phase can be ne coarse phase with or without the ability.	0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100-1111	Input phase error	r tracked over ±3 r tracked over ±7 r tracked over ±3 r tracked over ±6 r tracked over ±6 r tracked over ±1 r tracked over ±2 r tracked over ±5 r tracked over ±1 r tracked over ±2	8 UI. 7 UI. 5 UI. 61 UI. 63 UI. 27 UI. 55 UI. 611 UI. 023 UI. 1047 UI.		

Register Name	cnfg_phasemon		Description	(R/W) Register noise rejection frequency inpu	0000 0110		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
ip_noise_ window							
Bit No.	Description			Bit Value	Value Descripti	on	
7	ip_noise_window Register bit to enable a window of 5% tolerance around low-frequency inputs (2, 4 and 8 kHz). This feature ensures that any edge caused by noise outside the 5% window where the edge is expected will not be considered within the DPLL. This reduces any possible phase hit when a low-frequency connection is removed and contact bounce is possible.					all edges for phas put edges outside	•
[6:0]	Not used.			-		-	



FINAL

DATASHEET

Address (hex): 77

Register Name	- · · · · · · · · · · · · · · · · · · ·			(RO) Bits [7:0] of phase register.	ts [7:0] of the current Default Value 0000 0000 register.				
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
			current_p	hase[7:0]					
Bit No.	Description			Bit Value	Value Description				
[7:0]	current_phase Bits [7:0] of the c sts_current_phase		ister. See Reg. 78 ils.	-	See Reg. 78 st	s_current_phase [.	15:8] for details.		

Address (hex): 78

Register Name	sts_current_phas [15:8]	6e	Description	(RO) Bits [15:8] of the current Default Value phase register.			0000 0000	
Bit 7	Bit 7 Bit 6 Bit 5		Bit 4	Bit 3	Bit 2	Bit 1	Bit O	
			current_	phase[15:8]	l			
Bit No.	Description			Bit Value	Value Descript	Value Description		
[7:0]	current_phase Bits [15:8] of the current phase register. This register is used to read either from the phase detector of either the TO DPLL or the T4 DPLL, according to Reg. 4B Bit 4 T4_T0_select. The value is averaged in the phase averager (filter with approx. 100 Hz bandwidth) before being made available.			-	with the value This 16-bit value integer. The value averaged value	is register should b in Reg. 77 sts_curi ue is a 2's complen lue multiplied by 0 e of the current pha easured at the DPL	rent_phase [7:0]. nent signed .707 is the ase error, in	

Register Name	cnfg_phase_alar	m_timeout	Description	(RO) Register to long before a p raised on an in		v Default Value 0011 0010			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit O		
		timeout_value							
Bit No.	Description			Bit Value	Value Descripti	on			
[7:6]	Not used.			-	-				
[5:0]	timeout_value Phase alarms can only be raised on an input when the TO DPLL is attempting to lock to it. Once an input has been rejected due to a phase alarm, there is no way to measure whether it is good again, because it is no longer selected by the DPLL. The phase alarms can either remain until reset by software, or timeout after 128 second, as selected in Reg. 34 Bit 6, phalarm_timeout			-	time before a p input. The value seconds. This ti controlling state Pre-locked2 or	hase alarm will be multiplied by 2 g me value is the tir machine will spe	ives the time in ne that the nd in Pre-locked, before setting the		





FINAL

DATASHEET

Register Name	cnfg_sync_pulse	s	Description	Sync outputs, a	2 kHz and 8 kHz	Default Value	0000 0000	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
2k_8k_from_T4		-		8k_invert	8k_pulse	2k_invert	2k_pulse	
Bit No.	Description			Bit Value	Value Description	on	-1	
7	2k_8k_from_T4 Register to select the source (T0 or T4) for the 2 kHz and 8 kHz outputs available from 01 to 04.			0 1	2/8 kHz on O1 to O4 generated from the TO DPL 2/8 kHz on O1 to O4 generated from the T4 DPL			
[6:4]	Not used.			-	-			
3	8k_invert Register bit to invert the 8 kHz output from FrSync.			0 1	8 kHz FrSync output not inverted. 8 kHz FrSync output inverted.			
2	8k_pulse Register bit to enable the 8 kHz output from FrSync to be either pulsed or 50:50 duty cycle. Output 03 must be enabled to use "pulsed output" mode on the FrSync output, and then the pulse width on the FrSync output will be equal to the period of the output programmed on O3.			0 1	8 kHz FrSync ou 8 kHz FrSync ou			
1	2k_invert Register bit to invert the 2 kHz output from MFrSync.			0	2 kHz MFrSync output not inverted. 2 kHz MFrSync output inverted.			
0	MFrSync to be ei Output 03 must mode on the MFr width on the MFr	nable the 2 kHz ou ther pulsed or 50: be enabled to use rSync output, and Sync output will b put programmed o	:50 duty cycle. "pulsed output" then the pulse be equal to the	0 1	2 kHz MFrSync o	output not pulsed. output pulsed.		





FINAL

DATASHEET

Register Name	cnfg_sync_phase	;	Description	behavior of the	to configure the synchronization I frame reference.	Default Value 0000 0000		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
indep_FrSync/ MFrSync	Sync_OC-N_ rates					Sync_phase		
Bit No.	Description			Bit Value	Value Description	on .		
7		otion of either ma ync and other clo rom the SYNC2K lignment to all cl	ock outputs during input, or whether	0 1	MFrSync & FrSync outputs are always aligned wit other output clocks. MFrSync & FrSync outputs are independent of oth output clocks.			
6	Sync_OC-N_rates This allows the S' OC-3 derived clood between the FrSy allow a finer sam input of either 19	YNC2K input to socks in order to make in order to make incompleted and or pling precision o	aintain alignment utput clocks and f the SYNC2K	1	SYNC2K input. T 6.48 MHz precis as the input refe Allows the SYNC 38.88 MHz inpu and output align the current clock	The OC-N rate clocks are not affected by the SYNC2K input. The SYNC2K input is sampled wir 6.48 MHz precision. 6.48MHz should be provide as the input reference clock. Allows the SYNC2K to operate with a 19.44 MHz 38.88 MHz input clock reference. Input samplin and output alignment to 19.44 MHz is used whe the current clock input is 19.44 MHz, otherwise 38.88 MHz sampling precision is used.		
[5:2]	Not used.					-		
[1:0]	input. Nominally	the falling edge of the	e reference clock.	00 01 10 11	On target. 0.5 U.I. early 1 U.I. late 0.5 U.I. late.			



FINAL

DATASHEET

Address (hex): 7C

Register Name	cnfg_sync_monit	cor	Description	(R/W) Register phase offset au feature.	to control the utomatic ramping	0010 1011		
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
ph_offset_ramp								
Bit No.	Description			Bit Value	Value Description			
7	calibration, see F The calibration ro and puts the dev ramps the phase output and feedb phase offset to the Reg. 70 or 71., h	oldover is then tu procedure, no cha	ase_Offset. ent to the User nile it internally sets all internal then ramps the mmed value from rned off.	1	value to the new Reg. 70 or 71. Start phase offs	comatically rampe value when there et internal calibra when this is comp	ere is a change in ration routine. This	
[6:0]	Not used.			-		-		

Register Name	cnfg_interrupt		Description	(R/W) Register interrupt outpu	•	Default Value	0000 0010	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
					GPO_en	tristate_en	int_polarity	
Bit No.	Description			Bit Value	Value Descrip	Value Description		
[7:3]	Not used.			-		-		
2	GPO_en (Interrupt General Purpose Output). If the interrupt output pin is not required, then setting this bit will allow the pin to be used as a general purpose output. The pin will be driven to the state of the polarity control bit, int_polarity.			0 1		Interrupt output pin used for interrupts. Interrupt output pin used for GPO purpose.		
1	tristate_en The interrupt can be configured to be either connected directly to a processor, or wired together with other sources.			0 1	Interrupt pin always driven when inactive. Interrupt pin only driven when active, high-impedance when inactive.			
0	int_polarity The interrupt pin can be configured to be active High or Low.			0	interrupt.	ctive <i>High</i> - pin driven <i>High</i> to indicate a		





FINAL

DATASHEET

Register Name	cnfg_protection		Description	(R/W) Protectio protect against software writes	erroneous	1000 0101	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	1	l	protec	tion_value	-	1	-
Bit No.	Description			Bit Value	Value Description		
[7:0]	protection_value This register can software writes a before being able device. Three mo	be used to ensu specific value to to modify any o	o this register, ther register in the	0000 0000 - 1000 0100	Protected mode	-	
	(i) protected (ii) fully unprotect	ted		1000 0110	Single unproted	ted.	
(iii) single unprotected. When protected, no other register be written to. When fully unprote register in the device can be written to the device automatically re-protected.		cted, any writeable en to. When single n be written before		Protected mode).		

FINAL

DATASHEET

Electrical Specifications

JTAG

The JTAG connections on the ACS8522BT allow a full boundary scan to be made. The JTAG implementation is fully compliant to IEEE 1149.1, with the following minor exceptions, and the user should refer to the standard for further information.

- The output boundary scan cells do not capture data from the core, and so do not support INTEST. However this does not affect board testing.
- 2. In common with some other manufacturers, pin TRST is internally pulled *Low* to disable JTAG by default. The standard is to pull *High*. The polarity of TRST is as the standard: TRST *High* to enable JTAG boundary scan mode, TRST *Low* for normal operation.

The JTAG timing diagram is shown in Figure 14.

Over-voltage Protection

The ACS8522BT may require Over-Voltage Protection on input reference clock ports according to ITU recommendation K.41. Semtech protection devices are recommended for this purpose (see separate Semtech data book).

ESD Protection

Suitable precautions should be taken to protect against electrostatic damage during handling and assembly. This device incorporates ESD protection structures that protect the device against ESD damage at ESD input levels up to at least +/- 1kV using the Human Body Model (HBD) MIL-STD-883D Method 3015.7, for all pins.

Latchup Protection

This device is protected against latchup for input current pulses of magnitude up to at least ±100 mA to JEDEC Standard No. 78 August 1997.

Figure 14 JTAG Timing




Table 22 JTAG Timing (see Figure 14)

Parameter	Symbol	Minimum	Typical	Maximum	Units
Cycle Time	t _{CYC}	50	-	-	ns
TMS/TDI to TCK rising edge time	t _{SUR}	3	-	-	ns
TCK rising to TMS/TDI hold time	t _{HT}	23	-	-	ns
TCK falling to TDO valid	t _{DOD}	-	-	5	ns

FINAL

DATASHEET

Maximum Ratings

Important Note: The absolute maximum ratings (Table 23) are stress ratings only, and functional operation of the device at conditions other than those indicated in Table 24 and elsewhere are not implied. Exposure to the absolute maximum ratings for an extended period may reduce the reliability or useful lifetime of the product.

Table 23 Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	-0.5	3.7	V
Input Voltage (non-supply pins)	V _{IN}	-	5.5	V
Output Voltage (non-supply pins)	V _{OUT}	-	5.5	V
Ambient Operating Temperature Range	T _A	-40	+85	°C
Storage Temperature	T _{STOR}	-50	+150	°C

Operating Conditions

Table 24 Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply (dc voltage) VDD1, VDD2, VDD3, VDD4, VDD5, VDD6, VDD7, VD1+, VD2+, VD3+, VA1+, VA2+, VA3+, VDD_DIFF	V_{DD}	3.0	3.3	3.6	V
Power Supply (DC voltage) VDD5V	V_{DD5V}	3.0	3.3/5.0	5.5	V
Ambient Temperature Range	T _A	-40	-	+85	°C
Supply Current ⁽¹⁾ (Typical - one 19 MHz output)	I _{DD}	-	120	212	mA
Supply Current (Typical - one 25 MHz output)	I _{DD}	-	137	240	mA
Total Power Dissipation	P _{TOT}	-	452	864	mW

^{1.} Measured with Ethernet PLL disabled.

DC Characteristics

Table 25 DC Characteristics: TTL Input Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Input Current	I _{IN}	-	-	10	μΑ

FINAL

DATASHEET

Table 26 DC Characteristics: TTL Input Port with Internal Pull-up

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V _{IL}	-	-	0.8	V
Pull-up Resistor	PU	25	-	95	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 27 DC Characteristics: TTL Input Port with Internal Pull-down

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
V _{IN} High	V_{IH}	2	-	-	V
V _{IN} Low	V_{IL}	-	-	0.8	V
Pull-down Resistor (except TCK input)	PD	25	-	95	kΩ
Pull-down Resistor (TCK input only)	PD	12.5	-	47.5	kΩ
Input Current	I _{IN}	-	-	120	μΑ

Table 28 DC Characteristics: TTL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
$V_{OUT} Low (I_{OL} = 4 mA)$	V _{OL}	0	-	0.4	V
V _{OUT} High (I _{OL} = 4 mA)	V _{OH}	2.4	-	-	V
Drive Current	ID	-	-	4	mA

Table 29 DC Characteristics: PECL Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
PECL Output Low Voltage (Note (i))	V _{OLPECL}	V _{DD} -2.10	-	V _{DD} -1.62	V
PECL Output High Voltage (Note (i))	V _{OHPECL}	V _{DD} -1.25	-	V _{DD} -0.88	V
PECL Output Differential Voltage (Note (i))	V _{ODPECL}	580	-	900	mV

Note: (i) With 50 Ω load on each pin to V_{DD} -2 V, i.e. 82 Ω to GND and 130 Ω to V_{DD} .



FINAL

DATASHEET

Figure 15 Recommended Line Termination for PECL Output Ports





Table 30 DC Characteristics: LVDS Output Port

Across all operating conditions, unless otherwise stated

Parameter	Symbol	Minimum	Typical	Maximum	Units
LVDS Output <i>High</i> Voltage (Note (i))	V _{OHLVDS}	-	-	1.585	V
LVDS Output <i>Low</i> Voltage (Note (i))	V _{OLLVDS}	0.885	-	-	V
LVDS Differential Output Voltage	V _{ODLVDS}	250	-	450	mV
LVDS Change in Magnitude of Differential Output Voltage for complementary States (Note (i))	V _{DOSLVDS}	-	-	25	mV
LVDS Output Offset Voltage Temperature = 25°C (Note (i))	V _{OSLVDS}	1.125	-	1.275	V

Note: (i) With 100 Ω load between the differential outputs.

Figure 16 Recommended Line Termination for LVDS Output Port





FINAL

DATASHEET

Jitter Performance

Output jitter generation measured over 60 second interval, UI pk-pk max measured using C-MAC E2747 12.800 MHz TCXO on ICT Flexacom tester.

Table 31 Output Jitter Generation

Test Definition			Conditions			ACS8522BT Jitter	
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)	
G813 for 155 MHz o/p option 1	65 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock	0.1 pk-pk	0.067 pk-pk	
				8k lock	-	0.065 pk-pk	
G813 & G812 for 2.048 MHz option 1	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk	
G813 for 155 MHz o/p option 2	12 kHz - 1.3 MHz	18 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk	
	12 kHz - 1.3 MHz	8 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.072 pk-pk	
	12 kHz - 1.3 MHz	4 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk	
	12 kHz - 1.3 MHz	2.5 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk	
	12 kHz - 1.3 MHz	1.2 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.078 pk-pk	
	12 kHz - 1.3 MHz	0.6 Hz	19 MHz	Direct lock/ 8k lock	0.1 pk-pk	0.076 pk-pk	
G812 for 1.544 MHz o/p	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk	
G812 for 155 MHz electrical	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk	
G812 for 155 MHz electrical	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.075 pk-pk	0.065 pk-pk	
ETS-300-462-3 for 2.048 MHz SEC o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.5 pk-pk	0.012 pk-pk	
ETS-300-462-3 for 2.048 MHz SEC o/p	49 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.2 pk-pk	0.012 pk-pk	
ETS-300-462-3 for 2.048 MHz SSU o/p	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk	
ETS-300-462-5 for 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.5 pk-pk	0.118 pk-pk	
ETS-300-462-5 for 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.067 pk-pk	
GR-253-CORE net i/f, 51.84 MHz o/p	100 Hz - 0.4 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.027 pk-pk	
GR-253-CORE net i/f, 51.84 MHz o/p	20 kHz to 0.4 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.017 pk-pk	
GR-253-CORE net i/f, 155 MHz o/p	500 Hz - 1.3 MHz	4 Hz	19 MHz	8k lock	1.5 pk-pk	0.118 pk-pk	
GR-253-CORE net i/f, 155 MHz o/p	65 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.15 pk-pk	0.067 pk-pk	
GR-253-CORE cat II elect i/f, 155 MHz	12 kHz - 1.3 MHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.076 pk-pk	
					0.01 rms	0.006 rms	



FINAL

DATASHEET

Table 31 Output Jitter Generation

Test Definition			Conditions			ACS8522BT Jitter	
Specification	Filter	Bandwidth	I/P Freq	Lock Mode	UI	UI (TYP)	
GR-253-CORE cat II elect i/f, 51.84 MHz	12 kHz - 400 kHz	4 Hz	19 MHz	8k lock	0.1 pk-pk	0.018 pk-pk	
					0.01 rms	0.003 rms	
GR-253-CORE DS1 i/f, 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.001 pk-pk	
					0.01 rms	<0.001 rms	
AT&T 62411 for 1.544 MHz	10 Hz - 8 kHz	4 Hz	1.544 MHz	8k lock	0.02 rms	<0.001 rms	
AT&T 62411 for 1.544 MHz	8 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms	
AT&T 62411 for 1.544 MHz	10 Hz - 40 kHz	4 Hz	1.544 MHz	8k lock	0.025 rms	<0.001 rms	
AT&T 62411 for 1.544 MHz	Broadband	4 Hz	1.544 MHz	8k lock	0.05 rms	<0.001 rms	
G-742 for 2.048 MHz	DC - 100 kHz	4 Hz	2.048 MHz	8k lock	0.25 rms	0.012 rms	
G-742 for 2.048MHz	18 kHz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk	
G-736 for 2.048MHz	20 Hz - 100 kHz	4 Hz	2.048 MHz	8k lock	0.05 pk-pk	0.012 pk-pk	
GR-499-CORE & G824 for 1.544 MHz	10 Hz - 40kHz	4 Hz	1.544 MHz	8k lock	5.0 pk-pk	0.006 pk-pk	
GR-499-CORE & G824 for 1.544 MHz	8 kHz - 40kHz	4 Hz	1.544 MHz	8k lock	0.1 pk-pk	0.006 pk-pk	
GR-1244-CORE for 1.544 MHz	> 10 Hz	4 Hz	1.544 MHz	8k lock	0.05 pk-pk	0.006 pk-pk	
25 MHz	12KHz to 1.3MHz	8KHz	19MHz	Direct	See ^[20]	0.021 p-p	
50 MHz	12KHz to 1.3MHz	8KHz	19MHz	Direct	See ^[20]	0.025 p-p	
62.5 MHz	12KHz to 1.3MHz	8KHz	19MHz	Direct	See ^[20]	0.035 p-p	
125 MHz	12KHz to 1.3MHz	8KHz	19MHz	Direct	See ^[20]	0.066 p-p	

Note...This table is only for comparing the ACS8522BT output jitter performance against values and quoted in various specifications for given conditions. It should not be used to infer compliance to any other aspects of these specifications.




FINAL

DATASHEET

Input/Output Timing

Figure 17 Input/Output Timing with Phase Build-out Off






FINAL

DATASHEET

Package Information

Figure 18 LQFP Package



- 2. DATUMS -A-, -B- AND -D- TO BE DETERMINED AT DATUM PLANE -H-
- 3. DIMENSIONS "E1" AND "D1" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 4. REFERENCE JEDEC STD MS-026, VARIATION BCD.

Thermal Conditions


The device is rated for full temperature range when this package is used with a PCB of four layers or more. Copper coverage must exceed 50%. All pins must be soldered to the PCB. Maximum operating temperature must be reduced when the device is used with a PCB with less than these requirements.



FINAL

DATASHEET

Figure 19 Typical 64 Pin LQFP Footprint



	DIMENSIONS					
DIM	INCHES	MILLIMETERS				
С	(.441)	(11.20)				
G	.378	9.60				
Р	.020	0.50				
Χ	.012	0.30				
Υ	.063	1.60				
Z	.504	12.80				

NOTES

- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- 2. SQUARE PACKAGE DIMENSIONS APPLY IN BOTH " X " AND " Y " DIRECTIONS.
- 3. REFERENCE IPC-SM-782A, RLP NO. 572A.

Notes: (i) Solderable to this limit.


- (ii) Square package dimensions apply in both X and Y directions.
- (iii) Typical example. The user is responsible for ensuring compatibility with PCB manufacturing process, etc.

FINAL

DATASHEET

Application Information

Figure 20 Simplified Application Schematic





ADVANCED COMMS & SENSING FINAL DATASHEET

Acronyms and Abbreviations

References and Associated Documents

APLL Analogue Phase Locked Loop
BITS Building Integrated Timing Supply
DFS Digital Frequency Synthesis
DPLL Digital Phase Locked Loop
DS1 1544 kbit/s interface rate
DTO Discrete Time Oscillator
E1 2048 kbit/s interface rate

I/O Input - Output LOS Loss Of Signal

LQFP Low profile Quad Flat Pack
LVDS Low Voltage Differential Signal
MTIE Maximum Time Interval Error

NE Network Element

OCXO Oven Controlled Crystal Oscillator

PBO Phase Build-out

PDH Plesiochronous Digital Hierarchy
PECL Positive Emitter Coupled Logic
PFD Phase and Frequency Detector

PLL Phase Locked Loop
POR Power-On Reset
ppb parts per billion
ppm parts per million
pk-pk peak-to-peak
rms root-mean-square

RO Read Only R/W Read/Write

SDH Synchronous Digital Hierarchy
SEC SDH/SONET Equipment Clock

SETS Synchronous Equipment Timing source

SONET Synchronous Optical Network
SSU Synchronization Supply Unit
STM Synchronous Transport Module

TDEV Time Deviation

TCXO Temperature Compensated Crystal

Oscillator

UI Unit Interval XO Crystal Oscillator

[1] ANSI T1.101-1999 (1999) Synchronization Interface Standard.

[2] AT & T 62411 (12/1990)

ACCUNET® T1.5 Service description and Interface Specification.

[3] ETSI ETS 300 462-3, (01/1997)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 3: The control of jitter and wander within synchronization

networks.

[4] ETSI ETS 300 462-5 (09/1996)

Transmission and Multiplexing (TM); Generic

requirements for synchronization networks; Part 5: Timing characteristics of slave clocks suitable for operation in Synchronous Digital Hierarchy (SDH) equipment.

[5] IEEE 1149.1 (1990)

Standard Test Access Port and Boundary-Scan

Architecture.

[6] ITU-T G.703 (10/1998)

Physical/electrical characteristics of hierarchical digital

interfaces.

[7] ITU-T G.736 (03/1993)

Characteristics of a synchronous digital multiplex

equipment operating at 2048 kbit/s.

[8] ITU-T G.742 (1988)

Second order digital multiplex equipment operating at

8448 kbit/s, and using positive justification.

[9] ITU-T G.783 (10/2000)

Characteristics of synchronous digital hierarchy (SDH)

equipment functional blocks.

[10] ITU-T G.812 (06/1998)

Timing requirements of slave clocks suitable for use as

node clocks in synchronization networks.

[11] ITU-T G.813 (08/1996)

Timing characteristics of SDH equipment slave clocks

(SEC).

[12] ITU-T G.822 (11/1988)

Controlled slip rate objectives on an international digital

connection.

[13] ITU-T G.823 (03/2000)

The control of jitter and wander within digital networks which are based on the 2048 kbit/s hierarchy.



FINAL

DATASHEET

[14] ITU-T G.824 (03/2000)

The control of jitter and wander within digital networks which are based on the 1544 kbit/s hierarchy.

[15] ITU-T G.825 (03/2000)

The control of jitter and wander within digital networks which are based on the Synchronous Digital Hierarchy (SDH).

[16] ITU-T K.41 (05/1998)

Resistability of internal interfaces of telecommunication centres to surge overvoltages.

[17] Telcordia GR-253-CORE, Issue 3 (09/ 2000) Synchronous Optical Network (SONET) Transport Systems: Common Generic Criteria.

[18] Telcordia GR-499-CORE, Issue 2 (12/1998) Transport Systems Generic Requirements (TSGR) Common requirements.

[19] Telcordia GR-1244-CORE, Issue 2 (12/2000) Clocks for the Synchronized Network: Common Generic Criteria.

[20] ITU-T G.8262 (Draft) Timing Characteristics of Synchronous Ethernet Equipment Slave Clock (EEC).

Trademark Acknowledgements

Semtech and the Semtech S logo are registered trademarks of Semtech Corporation.

ACCUNET® is a registered trademark of AT & T.

C-MAC is a registered trademark of C-MAC MicroTechnology - a division of Solectron Corporation.

ICT Flexacom is a registered trademark of ICT Electronics.

Motorola is a registered trademark of Motorola, Inc.

Telcordia is a registered trademark of Telcordia Technologies.



FINAL

DATASHEET

Revision Status/History

The revision status of the datasheet, as shown in the center of the datasheet header bar, may be DRAFT, PRELIMINARY or FINAL, and refers to the status of the Device (not the datasheet) within the design cycle. DRAFT status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design.

The datasheet is raised to PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design.

The datasheet is only raised to FINAL status after the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

This is a FINAL release (Revision 1.00) of the ACS8522BT datasheet. Changes made for this document revision are given in Table 32, together with a summary of previous revisions. For specific changes between earlier revisions, refer (where available) to those earlier revisions. Always use the current version of the datasheet.

Table 32 Revision History

Revision	Reference	Description of Changes
1.00/April 2010	All pages	First release of PRELIMINARY datasheet.



FINAL

DATASHEET

Ordering Information

Table 33 Parts List

Part Number	Description	
ACS8522BT	eSETS Synchronous Equipment Timing Source for Stratum 3/4E/4, SMC and Ethernet Systems. Lead (Pb)-free, Halogen free, RoHS and WEEE compliant.	

Disclaimers

Life support - This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications, and is not authorized or warranted for such use.

Right to change - Changes may be made to this product without notice. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards - Operation of this device is subject to the user's implementation and design practices. It is the responsibility of the user to ensure equipment using this device is compliant to any relevant standards.

Contact Information

Semtech Corporation Advanced Communications & Sensing Products

_				
	E-mail: sales@semtech.com	acsupport@semtech.com	Internet: http://www.semtech.com	
USA	200 Flynn Road, Camarillo, CA 93012-8790. Tel: +1 805 498 2111 Fax: +1 805 498 3804			
FAR EAST	12F, No. 89 Sec. 5, Nanking E. Road, Taipei, 105, TWN, R.O.C. Tel: +886 2 2748 3380 Fax: +886 2 2748 3390			
EUROPE	Semtech Ltd., Units 2 & 3, Park Court, Premier Way, Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN. Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601			



ISO9001 CERTIFIED