

# Secure Microcontroller User's Guide

Rev 1/14

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated 160 Rio Robles, San Jose, CA 95134 USA 1-408-601-1000

© 2014 Maxim Integrated Products, Inc. Maxim Integrated and the Maxim Integrated logo are trademarks of Maxim Integrated Products, Inc.

# TABLE OF CONTENTS

1.	INTRODUCTION	7
1.1	IMPORTANT NOTICE REGARDING DISCONTINUED DS2251T/DS2252T	7
1.2	SOFTWARE SECURITY	7
1.3	PRODUCT DESCRIPTION	9
1.4	INTRODUCTION TO THE DS5250 HIGH-SPEED SECURE MICROCONTROLLER	10
2.	SELECTOR GUIDE	12
3.	SECURE MICROCONTROLLER ARCHITECTURE	13
3.1	BUS ORGANIZATION	13
3.2	CPU REGISTERS	13
4.	PROGRAMMER'S GUIDE	18
4.1	SECURE MICROCONTROLLER MEMORY ORGANIZATION	
4.	1.1 Internal Registers	19
4.	1.2 Program and Data Memory	20
4.2	DS5000 SERIES MEMORY ORGANIZATION	21
4.3	DS5000 MEMORY MAP CONTROL	23
4.4	DS5001/DS5002 MEMORY ORGANIZATION	24
4.5	DS5001/DS5002 MEMORY-MAPPED PERIPHERALS	27
4.6	DS5001/DS5002 MEMORY MAP CONTROL	28
4.7	LOADING AND RELOADING PROGRAM MEMORY	28
4.8	SPECIAL FUNCTION REGISTERS	33
4.9	INSTRUCTION SET	48
4.10	) Addressing Modes	48
4.11	PROGRAM STATUS FLAGS	50
5.	MEMORY INTERCONNECT	51
~		<b>_</b>
<b>b</b> .	LITHIUM/BATTERY BACKUP	58
<b>6.</b> 1	DATA RETENTION	<b>58</b> 58
6.1 7.	DATA RETENTION POWER MANAGEMENT	<b>58</b> 58 <b>62</b>
6.1 7. 7.1	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE	<b>58</b> <b>58</b> <b>62</b> 62
6.1 7. 7.1 7.2	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE	<b>58</b> <b>62</b> 62 64
6.1 7. 7.1 7.2 7.3	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY	58 62 62 64 64
6.1 7. 7.1 7.2 7.3 7.4	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT	58 62 62 64 64 64
6.1 7. 7.2 7.3 7.4 7.5	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE. STOP MODE. VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE.	58 58 62 62 64 64 64 64
6.1 7. 7.1 7.2 7.3 7.4 7.5 7.6	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES	58 62 62 64 64 64 65 66
6. 6.1 7. 7.1 7.2 7.3 7.4 7.5 7.6 8.	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL	58 62 62 64 64 64 64 65 66 68
6. 6.1 7. 7.1 7.2 7.3 7.4 7.5 7.6 8. 8.1	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE. STOP MODE. VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS	58 62 62 64 64 64 64 65 66 68
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE. STOP MODE. VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER	58 62 62 64 64 64 64 65 66 68 68 70
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE. STOP MODE. VOLTAGE MONITORING CIRCUITRY VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER CRC MEMORY VERIFICATION	58 62 62 64 64 64 65 66 68 68 70 71
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature.	58 58 62 62 64 64 64 65 66 68 68 70 71
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.2	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE. STOP MODE. VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature. FIRMWARE SECURITY	58 58 62 62 64 64 64 65 66 68 68 70 71 71 74
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8. 9. 9.1	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK	58 62 62 64 64 64 64 64 65 66 68 70 71 71 74
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.2 8.3 8.2 9. 9.1 9.2	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK RAM MEMORY	
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.2 8.3 9. 9.1 9.2 9.3 6.2	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature. FIRMWARE SECURITY SECURITY LOCK RAM MEMORY	
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.3 8.3 9. 9.1 9.2 9.3 9.4 5.2	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK RAM MEMORY ENCRYPTED MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM	58 58 62 62 64 64 64 65 66 68 70 71 71 74 74 75 76 78
6. 6.1 7. 7.1 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8. 9. 9.1 9.2 9.3 9.4 9.5 0.2	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES. SOFTWARE CONTROL TIMED ACCESS. WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature. FIRMWARE SECURITY SECURITY LOCK. RAM MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM ENCRYPTION ALGORITHM ENCRYPTION KEY	58 62 62 64 64 64 64 64 65 66 68 70 71 71 74 74 75 76 78 78
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.3 8.2 8.3 8.3 9. 9.1 9.2 9.3 9.4 9.5 9.6 7.5	LITHIUM/BATTERY BACKUP DATA RETENTION. POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE. PARTIAL POWER FAILURE. PARTIAL POWER FAILURES. SOFTWARE CONTROL. TIMED ACCESS. WATCHDOG TIMER. CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature. FIRMWARE SECURITY SECURITY LOCK. RAM MEMORY ENCRYPTED MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM ENCRYPTION KEY ENCRYPTION KEY SELECTION AND LOADING.	
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.2 8.3 8.2 9.1 9.2 9.3 9.4 9.5 9.6 9.7 0.2	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK RAM MEMORY ENCRYPTED MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM ENCRYPTION KEY ENCRYPTION KEY ENCRYPTI	
6. 6.1 7. 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.3 8.3 9. 9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 0.6	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK RAM MEMORY ENCRYPTED MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM ENCRYPTION ALGORITHM ENCRYPTION KEY. ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY SELECTION AND LOADING DUMMY BUS ACCESS ON-CHIP VECTOR RAM. SELE DECEMENT	58 58 62 62 64 64 64 64 65 66 68 70 71 71 74 74 75 76 78 78 78 79 79 79
6. 6.1 7. 7.1 7.2 7.3 7.4 7.5 7.6 8. 8.1 8.2 8.3 8.3 8.2 8.3 8.2 8.3 8.2 9.1 9.2 9.3 9.4 9.5 9.6 9.7 9.8 9.9	LITHIUM/BATTERY BACKUP DATA RETENTION POWER MANAGEMENT IDLE MODE STOP MODE VOLTAGE MONITORING CIRCUITRY POWER-FAIL INTERRUPT TOTAL POWER FAILURE PARTIAL POWER FAILURES SOFTWARE CONTROL TIMED ACCESS WATCHDOG TIMER CRC MEMORY VERIFICATION 3.1 Automatic CRC on Power-Up Feature FIRMWARE SECURITY SECURITY LOCK RAM MEMORY ENCRYPTED MEMORY ENCRYPTED MEMORY ENCRYPTION ALGORITHM ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY ENCRYPTION KEY SELECTION AND LOADING DUMMY BUS ACCESS ON-CHIP VECTOR RAM. SELF-DESTRUCT INPUT	<b>58</b> <b>62</b> 62 64 64 64 64 65 66 <b>68</b> 70 71 74 74 75 76 78 78 78 79 79 79

9.11	RANDOM NUMBER GENERATOR	.81
9.12	SECURITY SUMMARY BY PART	.81
9.13	APPLICATION: ADVANCED SECURITY TECHNIQUES	.82
10. RE	SET CONDITIONS	.85
10.1	RESET SOURCES	85
10.1.1	Power-On Reset	. 87
10.1.2	2 No-V <sub>LI</sub> Power-On Reset	. 88
10.1.3	3 External Reset	. 88
10.1.4	Watchdog Timer Reset	. 88
10.2	MEMORY MAP	.89
10.3	INTERRUPTS	.90
10.4	TIMERS	.90
10.5	TRANSIENT VOLTAGE PROTECTION	.91
11. INT	ERRUPTS	.92
11.1	INTERRUPT SOURCES	.92
11.2	EXTERNAL INTERRUPTS	.93
11.3	TIMER INTERRUPTS	.93
11.4	SERIAL PORT INTERRUPTS	.93
11.5	POWER-FAIL WARNING INTERRUPT	.94
11.6	SIMULATED INTERRUPTS	.94
11.7	INTERRUPT PRIORITIES	.96
11.8	INTERRUPT ACKNOWLEDGE	97
12. PA	RALLEL I/O	.99
12.1	OUTPUT FUNCTIONS	102
12.2	INPUT FUNCTION	103
12.3	READ-MODIFY-WRITE INSTRUCTIONS	104
12.4	REPROGRAMMABLE PERIPHERAL CONTROLLER (RPC)	104
12.5	RPC INTERRUPTS	106
12.6	RPC PROTOCOL	107
12.7	DMA OPERATION	107
13. PR	OGRAMMABLE TIMERS	109
13.1	FUNCTIONAL DESCRIPTION	109
13.2	MODE 0	111
13.3	MODE 1	111
13.4	MODE 2	112
13.5	MODE 3	114
1/ SE		115
1/1		115
14.1	RAUD PATE GENERATION	110
1/1.2		110
14.5		120
14.4 15 CD		120
15. CP		130
15.1		130
15.2		131
15.3		132
15.4		135
16. PR	UGRAM LUADING	137
16.1		137
16.2	INVOKING THE BOOTSTRAP LOADER ON DS5000 SERIES DEVICES	138
16.3	INVOKING THE BOOTSTRAP LOADER ON DS5001/DS5002 SERIES DEVICES	138
16.4	EXITING THE LOADER	139
16.5	SERIAL PROGRAM LOAD MODE	141

16.7BOOTSTRAP LOADER INITIALIZATION14216.8COMMAND LINE INTERFACE14216.9COMMAND LINE SYNTAX14216.10COMMAND SUMMARIES14216.11ERROR MESSAGES14416.12INTEL HEX FILE FORMAT14216.13PARALLEL PROGRAM LOAD OPERATION15016.14PARALLEL PROGRAM LOAD MODE15216.15PARALLEL PROGRAM LOAD MODE15316.16RPC PROGRAM MODE OPERATION15316.16RPC PROGRAM MODE OPERATION15317PEAL TIME CLOCK (PTC)154
16.8COMMAND LINE INTERFACE14316.9COMMAND LINE SYNTAX.14316.10COMMAND SUMMARIES14416.11ERROR MESSAGES14416.12INTEL HEX FILE FORMAT14416.13PARALLEL PROGRAM LOAD OPERATION.15016.14PARALLEL PROGRAM LOAD MODE15216.15PARALLEL PROGRAM LOAD MODE15316.16RPC PROGRAM MODE OPERATION15317PEAL TIME CLOCK (PTC)154
16.9COMMAND LINE SYNTAX
16.10COMMAND SUMMARIES14416.11ERROR MESSAGES14416.12INTEL HEX FILE FORMAT14916.13PARALLEL PROGRAM LOAD OPERATION15016.14PARALLEL PROGRAM LOAD MODE15016.15PARALLEL PROGRAM LOAD MODE15016.16RPC PROGRAM MODE OPERATION15017PEAL TIME CLOCK (PTC)150
16.11       ERROR MESSAGES       144         16.12       INTEL HEX FILE FORMAT       149         16.13       PARALLEL PROGRAM LOAD OPERATION       150         16.14       PARALLEL PROGRAM LOAD MODE       152         16.15       PARALLEL PROGRAMMING CONCERNS       153         16.16       RPC PROGRAM MODE OPERATION       153         17       PEAL TIME CLOCK (PTC)       154
16.12       INTEL HEX FILE FORMAT       149         16.13       PARALLEL PROGRAM LOAD OPERATION       150         16.14       PARALLEL PROGRAM LOAD MODE       150         16.15       PARALLEL PROGRAMMING CONCERNS       150         16.16       RPC PROGRAM MODE OPERATION       150         17       PEAL TIME CLOCK (PTC)       150
16.13       PARALLEL PROGRAM LOAD OPERATION
16.14       PARALLEL PROGRAM LOAD MODE       152         16.15       PARALLEL PROGRAMMING CONCERNS       153         16.16       RPC PROGRAM MODE OPERATION       153         17       PEAL TIME CLOCK (PTC)       154
16.15 PARALLEL PROGRAMMING CONCERNS
16.16 RPC PROGRAM MODE OPERATION
17.1 DS5000T/DS2250T RTC155
17.2 IMPORTANT DS5000T/DS2250T APPLICATION NOTE
17.3 REGISTERS
17.4 Special Bits
17.5 DS2251T/DS2252T RTC162
17.6 MEMORY MAP163
17.7 DS2251T/DS2252T RTC INTERRUPTS166
18. TROUBLESHOOTING176
18.1 UNEXPLAINED DEVICE RESETS176
18.2 DS5000T/DS2250T REPORTS THE INCORRECT TIME/DATE
18.3 RAM Loses Data When Powered Down17
18.4 UNABLE TO INVOKE STOP MODE
18.5 Serial Port Does Not Work
18.6 PROGRAM WILL NOT EXECUTE17
18.7 DO'S AND DON'TS
19. INSTRUCTION SET DETAILS

## LIST OF FIGURES

Figure 3-1. Secure Microcontroller Architectural Block Diagram	15
Figure 4-1. Secure Microcontroller Memory Map	18
Figure 4-2. Scratchpad Register Map	20
Figure 4-3. DS5000 Series Memory Map	23
Figure 4-4. Partitionable Memory Map for DS5001/DS5002 Series	26
Figure 4-5. Nonpartitionable Memory Map for DS5001/DS5002 Series	27
Figure 4-6. Peripheral Enables in the Data Memory Map	28
Figure 4-7. Reloading Portions of a DS5000 Series Device	31
Figure 4-8. Reloading a DS5001/DS5002 Series Device	33
Figure 4-9. DS5000 SFR Map	34
Figure 4-10. DS5001/DS5002 SFR Map	35
Figure 5-1. Memory Interconnect of the DS5000FP	51
Figure 5-2. DS5000 Series Module Block Diagram	52
Figure 5-3. Memory Interconnect of the Partitionable DS5001/DS5002	53
Figure 5-4. Memory Interconnect of the Nonpartitionable DS5001FP, DS5002FP	54
Figure 5-5. Memory Interconnect Using the 128kB SRAM	55
Figure 5-6. DS2251T-128 Block Diagram	56
Figure 5-7. DS2252T-32 Block Diagram	57
Figure 6-1. Power-Supply Slew Rate	59
Figure 7-1. Secure Microcontroller Power Cycling Timing	65
Figure 7-2. Secure Microcontroller Power Management	67
Figure 8-1. Timed Access	69
Figure 8-2. CRC Code Example	73
Figure 9-1. DS5000 Software Encryption Block Diagram	76
Figure 9-2. DS5002 Software Encryption Block Diagram	77
Figure 9-3. Dummy Bus Access Timing	80
Figure 10-1. Power-On Reset Timing	87
Figure 11-1. Interrupt Request Sources	95
Figure 11-2. Interrupt Acknowledge Sequence	98
Figure 12-1. Port 0 Functional Circuitry	100
Figure 12-2. Port 1 Functional Circuitry	100
Figure 12-3. Port 2 Functional Circuitry	101
Figure 12-4. Port 3 Functional Circuitry	101
Figure 12-5. Parallel Port Output Buffers (Ports 1, 2, and 3)	103
Figure 12-6. Use of the RPC Mode	105
Figure 13-1. Timer/Counter Mode 0 and 1 Operation	112
Figure 13-2. Timer/Counter Mode 2 Operation	113
Figure 13-3. Timer 0 Mode 3 Operation	113
Figure 14-1. Mode 0 Block Diagram And Timing	122
Figure 14-2. Serial Port Mode 1 Block Diagram	123

Figure 14-3. Mode2 and 3 Block Diagram	124
Figure 15-1. Crystal Connection	130
Figure 15-2. Clock Source Input	131
Figure 15-3. Bytewide RAM Instruction Execution Timing	133
Figure 15-4. Expanded Program Memory Fetch	134
Figure 15-5. Expanded Data Memory Read	134
Figure 15-6. Expanded Data Memory Write	135
Figure 16-1. Invoking and Exiting the Loader on the DS5001/DS5002 Series	140
Figure 16-2. Serial Load Configuration	141
Figure 16-3. Parallel Program Load Configuration	150
Figure 16-4. Parallel Program Load Cycles	151
Figure 17-1. DS5000T/DS2250T Functional Block Diagram	155
Figure 17-2. DS5000T/DS2250T RTC Pattern Comparison Register	157
Figure 17-3. DS5000T/DS2250T RTC Register Entry Flowchart	158
Figure 17-4. DS5000T/DS2250T RTC Registers	159
Figure 17-5. Time Register Examples	161
Figure 17-6. DS2251T/DS2252T RTC Block Diagram	163
Figure 17-7. DS2251T/DS2252T RTC Memory Map	164

## LIST OF TABLES

Table 4-A. Instructions That Affect Program Status Flag	50
Table 7-A. Pin States in Idle/Stop Modes	63
Table 8-A. Timed-Access-Protected Control Bits	69
Table 10-A. SFR Reset States	
Table 12-A. Use of the RPC Mode	105
Table 14-A. Serial Port Operating Modes	116
Table 14-B. Timer 1 Baud Rate Generation	119
Table 14-C. Serial I/O Operating Modes	
Table 16-A. Serial Loader Baud Rates For Different Crystal Frequencies	142
Table 16-B. 8751-Compatible Program Load Cycles	
Table 17-A. Alarm Mask Bit Operation	

### 1. INTRODUCTION

The secure microcontroller family is a line of 8051-compatible devices that use nonvolatile (NV) RAM rather than ROM for program storage. NV RAM allows the design of a "soft" microcontroller that provides many unique features for embedded system designers. The enhanced security features employed by the secure microcontroller family protect the user-application software against piracy and tampering. These devices offer varying degrees of security, ranging from simple access prevention to a full encryption of program and data memory of the device. Attempts to gain access to protected information result in the self-destruction of all data. The secure microcontroller family is the heart of a wide range of security-critical applications such as electronic banking, commercial transactions, and pay-TV access control, or any application that requires the protection of proprietary software and algorithms.

The secure microcontroller family is divided between chips and modules. The chips are monolithic microprocessors that connect to a standard SRAM and lithium battery. The modules combine the microprocessor with the SRAM and lithium battery in a preassembled, pretested module. Depending on the specific configuration, modules are available in either 40-pin encapsulated DIP or SIMM module format.

In addition to NV RAM, Maxim microcontrollers offer a number of peripherals that simplify and reduce the cost of embedded systems. Although the specific features of each chip or module vary, all devices offer the following basic feature set:

- 100% code-compatible with 8051
- Directly addresses 64kB program/64kB data memory
- Nonvolatile memory control circuitry
- 10-year data retention in the absence of power
- In-system reprogramming via serial port
- 128 bytes fast access scratchpad RAM
- Two 16-bit general-purpose timer/counters
- One UART
- Five interrupts with two external
- Dedicated memory bus, preserving four 8-bit ports for general purpose I/O
- Power-fail reset
- Early warning power-fail interrupt
- Watchdog timer

#### 1.1 Important Notice Regarding Discontinued DS2251T/DS2252T

The DS2251T and DS2252T have been discontinued and are no longer available. They remain in this document for historical purposes only, and any references to them should be ignored.

#### 1.2 Software Security

One of the most important features of the secure microcontroller family is firmware/memory security. The devices were specifically designed to offer an unprecedented level of protection to the userapplication software, preventing unauthorized copying of firmware and denying access to critical data values. The use of RAM rather than the traditional ROM or EPROM for program storage increases the security, since tampering with the system results in the loss of the RAM contents. Additional features such as real-time high-speed memory encryption, generation of dummy addresses on the bus, and internal storage of vector RAM increases the security of a secure microcontroller/microprocessor-based system. The DS5002FP secure microprocessor chip offers the highest level of security, with permanently enabled memory encryption, an 80-bit random encryption key, and a self-destruct input for tamper protection. The DS5000FP soft microprocessor chip and DS5000(T) and DS2250(T) soft microcontroller modules offer lesser, but still substantial, protection with optional data encryption and a 48-bit encryption key.

#### Separate Address/Data Bus

Soft microprocessor chips provide a nonmultiplexed address/data bus that interfaces to memory without interfering with I/O ports. This bytewide bus connects directly to standard CMOS SRAM in 32kB x 8 or 128kB x 8 densities with no glue logic. Note that this is in addition to the standard 8051 port 0 and 2 multiplexed bus. In module form, the bytewide bus is already connected directly to on-board SRAM, so the memory access becomes transparent and the I/O ports are free for application use. The extra memory bus also allows for a time-of-day function; all soft microcontroller modules are available with built-in real-time clocks (RTCs). Battery backup and decoding is automatically handled by the microprocessor.

#### Large Nonvolatile Memory

Soft microprocessor chips provide nonvolatile memory control for standard CMOS SRAM. Modules combine the microprocessor chip with memory and lithium backup. This includes conditionally write-protected chip enables and a power-supply output that switches between +5V and battery backup. The chip enables are decoded automatically based on user-selectable memory sizes and partitioning. Partitioning defines the portion of memory used for program and data segments. Areas that are designated program are always write-protected and are treated as ROM. Data areas are write-protected only when power is out of tolerance. A large nonvolatile memory is useful for data logging and as flexible program storage. Memory is retained for over 10 years at room temperature in the absence of power by ultra-low-leakage lithium-backed circuits.

### **In-System Loading**

The in-system programming capability lets the user update program code at any time. This program loading is supervised by a built-in ROM-based bootstrap loader. The ROM loader becomes transparent once program loading is complete. All devices allow program loading via the serial port. Data memory can also be retrieved using this loader function. Selected versions provide other parallel loading protocols as well. In-system loading allows a system to be configured during final system test. A user can load custom software, diagnostic routines, or calibration constants. If something changes or new features arise, the system can then be reprogrammed while in the field.

### **High-Reliability Operation**

Secure microcontroller devices are designed for unsupervised operation in remote locations. Special features prevent a system from running out of control during transient events. These include a reset when power is out of tolerance; an early warning power-fail interrupt that allows software to save critical data; and a watchdog to reset the micro if it gets lost. Also, nonvolatile memory allows software to save the operating state so a task can be resumed when power returns to normal. The secure microcontroller family consists of three chips and their associated modules. Differences stem from I/O, memory access, and security features. The DS5000FP is used in DS2250T and DS5000(T) modules. A full selector guide with all memory and speed permutations is provided in the next section.

### 1.3 **Product Description**

All secure microcontroller products have the following standard 8051 family features:

- 8051-compatible instruction set
- Four 8-bit pseudo-bidirectional I/O ports
- Two 16-bit timer/counters
- Five interrupts with two external
- Addresses 64kB program and 64kB data memory
- 128 bytes scratchpad RAM
- One UART

#### **DS5000FP Soft Microprocessor Chip**

The DS5000FP is the original soft microprocessor chip. It adds the following features to the 8051 set:

- Nonmultiplexed bytewide address/data bus for memory access
- Nonvolatile control for 8kB x 8 or 32kB x 8 SRAMs
- Partitions one SRAM into program and data areas and write protects the program segment
- Decodes memory for up to two 32kB x 8 SRAMs (#2 is data memory only)
- Power-fail reset and interrupt
- Precision watchdog timer
- ROM-based serial bootstrap loader
- Optional security features
  - Memory encryption in real-time
  - 48-bit user selected encryption key
  - Security lock destroys memory if unlocked
  - Vector RAM hides 48 bytes on-chip
  - Dummy operations on the memory bus

## DS5000(T) Soft Microcontroller Module

The DS5000 incorporates the DS5000FP chip in a 40-pin module with an 8051 footprint and pinout.

- Familiar 40-pin DIP package
- Built-in NV RAM of 32kB x 8
- I/O ports not disturbed by on-board memory access
- 10-year data retention and clock operation in the absence of power
- Partitions memory into program and data areas, write protects the program segment
- Power-fail reset and interrupt
- Precision watchdog timer
- ROM-based serial bootstrap loader
- Optional memory security
- Optional built-in RTC (battery backed)

### DS2250(T) Soft Microcontroller Module

The DS2250(T) incorporates the DS5000FP chip on a 40-pin SIMM module. It has the identical feature set as the DS5000(T), but is in a different form-factor. This package change allows up to 64kB NV RAM instead of 32kB. Note that as mentioned above, the second 32kB is restricted to data memory. Like the DS5000(T), this module guarantees better than 10-year data retention at room temperature.

#### DS5001FP 128kB Soft Microprocessor Chip

The DS5001FP provides the base feature set of the DS5000FP with the following extras. Note that the DS5001FP has no memory encryption feature.

- Accesses up to 128kB on the bytewide bus
- Decodes memory for 32kB x 8 or 128kB x 8 SRAMs
- Four additional decoded peripheral-chip enables
- CRC hardware for checking memory validity
- Optionally emulates an 8042-style slave interface
- Bandgap reference for more accurate power monitor

#### DS2251T 128kB Soft Microcontroller Module (Discontinued)

The DS2251T is a SIMM based on the DS5001. It provides up to 128kB of on-board NV RAM and has the bytewide bus available at the connector. This is used with the decoded peripheral enables for memory-mapped peripherals such as a UART or ADC. The parallel-access RTC has interrupt capability. Like the older versions, the DS2251T provides 10-year data retention, even in the largest memory configuration.

#### **DS5002FP Secure Microprocessor Chip**

The DS5002FP is a highly secure version of the DS5001FP. It provides the operating features of the DS5001FP, with the following enhancements to the DS5000 security features.

- Security is active at all times
- Improved memory encryption using an 80-bit encryption key
- Automatic random generation of encryption keys
- Self-destruct input for tamper protection
- Optional top-coating prevents microprobe (DS5002FPM)

#### **DS2252T Secure Microcontroller Module (Discontinued)**

The DS2252T incorporates the DS5002FP on a 40-pin SIMM. This includes from 32kB to 128kB of secure memory with an RTC. The memory is highly secure from tampering and from competitors. Like other products in the family, the D2252T has a data retention period of over 10 years at room temperature.

#### 1.4 Introduction to the DS5250 High-Speed Secure Microcontroller

The highest performance, most secure microcontroller available is the DS5250 high-speed secure microcontroller. A member of the High-Speed Microcontroller family, the DS5250 device is a security and performance enhanced version of the DS5002FP with the following features. More information about it can be found on our website, <u>www.maximintegrated.com/DS5250</u>.

#### **Security Features**

- Designed to meet the physical security requirements of FIPS140 and Common Criteria certifications
- SRAM technology allows rapid "zeroization" of secure information as a tamper response
- Microprobe shield triggers tamper response if cryptographic boundary pentrated
- Environmental sensors trigger tamper response detect out-of-range conditions
- The equipment enclosure can be monitored by tamper response inputs for added protection
- External memory bus protected by single or triple-DES encryption
- Modulo Arithmetic Accelerator (MAA) for up to 4096-bit (e.g., PKI)
- DES and 112-bit key triple-DES engines available for secret key cryptography

- Random number generator
- Firmware bootstrap loader resides in a 16kB factory-programmed ROM

#### 8051 Compatible with Expanded Addressing

- 4-clock/machine cycle architecture (25MHz/6.25 MIPS)
- Contiguous address space accesses up to 4MB program + 4MB data external memory
- Four 8-bit ports, one 6-bit port

#### **Advanced Features**

- CRC-16/32 generator
- Secure bootstrap loader resides in a 16kB factory-programmed ROM
- RTC with alarm interrupt and wake-up
- 5kB internal SRAM (1kB can be used as a stack for high-level language support)
- Dual data pointers with increment/decrement
- Programmable length MOVX instructions
- Power-fail/power-on reset circuits
- Watchdog timer

## 2. SELECTOR GUIDE

The following configurations are available. Speeds are rated maximums, but all members of the secure microcontroller family are fully static and can be run as slow as desired.

CHIP	DESCRIPTION	MAX SPEED (MHz)	PART
DS5000FP	Soft Microprocessor Chip	16	DS5000FP-16
DS5001FP	128kB Microprocessor Chip	16	DS5001FP-16
DS5002FP	Secure Microprocessor Chip	16	DS5002FP-16

MODULE	DESCRIPTION	MEMORY (kB)	SPEED (MHz)	RTC	PACKAGE	PART
DS5000	Soft Microcontroller Module	32	16	No	40 DIP	DS5000-32-16
DS5000T	Soft Microcontroller Module	32	16	Yes	40 DIP	DS5000T-32-16
DS2250	Soft Microcontroller Module	32	16	No	40 SIMM	DS2250-32-16
DS2250	Soft Microcontroller Module	64	16	No	40 SIMM	DS2250-64-16
DS2250T	Soft Microcontroller Module	64	16	Yes	40 SIMM	DS2250T-64-16

## 3. SECURE MICROCONTROLLER ARCHITECTURE

The secure microcontroller family is based on an 8051-compatible core with a memory interface and I/O logic build around it. In general, most architecture features are identical to standard 8051s and apply to all members of the secure microcontroller family. Differences between versions are mentioned. This section briefly documents the important features. Figure 3-1 shows a block diagram of the microcontroller core. Users interested in a more thorough explanation of the 8051 architecture are referred to any of the numerous texts on the subject.

#### 3.1 Bus Organization

There are four major buses in the secure microprocessor: the internal data bus, the internal address bus, the bytewide memory bus, and the expanded bus. All addresses and data that are transferred during program execution are passed on the internal address and data buses. User program and data memory is always accessed from either the bytewide program/data RAM or from external memory located on the expanded bus. The bytewide memory bus allows access to program/data RAM in the same way as an 8051 family device would access internal ROM or EPROM memory. This bus can be used in place of the expanded bus, freeing Port 2 and Port 0 pins for general I/O use.

### 3.2 CPU Registers

The CPU registers are mapped as special function registers (SFRs). They are identical in number and function to those present within the 8051. These registers are described briefly:

### Accumulator

The accumulator (A or ACC) is used as either a source and/or destination register in all arithmetic instructions. It may also be used in most other types of instructions.

#### Stack Pointer

The stack pointer (SP) is an 8-bit register that marks the location of the last byte of data stored in the stack. The stack itself can be located anywhere in the on-chip 128-byte scratchpad register area. The stack pointer pre-increments during a stack push and post-decrements during a stack pop.

### **B** Register

The major function of the B register is as a source and destination register during multiply and divide instructions. It can also be used as a scratchpad register.

#### Program Status Word

The program status word (PSW) contains status flags that are set according to the results of a previously executed instruction. In addition, the PSW contains register bank select bits.

#### Data Pointer

The data pointer (DPTR) is used to access data memory that can be mapped into bytewide data RAM or onto external memory devices on the expanded bus. The DPTR is accessed by the user's program as either two 8-bit SFRs or as a 16-bit register with certain instructions.

#### Scratchpad Registers

Scratchpad registers are 128 registers where data can be stored directly. They are addressed from 00H to 7FH and can be accessed by a MOV instruction. Included in the scratchpad area are four 8-byte banks of working registers. These registers are not part of the data memory map.

### Serial I/O

The on-chip serial I/O port is composed of a receive data buffer, a transmit data buffer, and a control register. Both the receive data buffer and the transmit data buffer are accessed in a single location (SBUF) in the SFR map. The control register (SCON) is accessed in a separate location. When the serial I/O function is enabled, two external I/O pins (P3.0, P3.1) are reassigned in hardware to serve the transmit and receive data functions.

### Programmable Timers

Two 16-bit programmable timers are included that can perform various timing and counting functions. Four registers (TH1, TL1, TH0, and TL0) access the upper and lower halves of each of the two timer/counters. A single control register (TCON) is used to select the various operating modes of the two timers. Two external I/O pins (P3.4, P3.5) can be programmed to serve as external counter inputs, one pin for each of the two timer/counters.



Figure 3-1. Secure Microcontroller Architectural Block Diagram

### Parallel I/O

Four SFRs provide access for the four parallel I/O port latches. These I/O ports are denoted as P0, P1, P2, and P3. 32 bits of parallel I/O is available through these I/O ports. However, up to 16 bits are sacrificed when the expanded bus mode is used to interface to external memory and up to 6 bits can be sacrificed if any external interrupt inputs, timer counter inputs, or serial I/O functions are used. When using the bytewide bus, ports are not affected.

#### Program/Data RAM Interface

Secure microcontrollers provide a nonmultiplexed bytewide bus that connects to external SRAM. They also make this RAM nonvolatile, decode memory access for it, and write-protect portions designated as program memory. The bytewide bus consists of up to 16 address lines (depending on the version), eight data lines, read/write control, and decoded chip enables. When accessing the SRAM via its bytewide bus, there is no activity on the ports. Thus if memory access is restricted to this bus, all ports are free for use by the application. In module form, the microprocessor is already connected to SRAM via the bytewide bus making program and data memory access appear internal. Secure microprocessors can also access memory using the multiplexed expanded bus consisting of Port 0 and 2,  $\overline{WR}$  (P3.6) and  $\overline{RD}$  (P3.7). This is usually undesirable since it consumes port pins that can be used for other activity. If expanded bus access is desired, up to 64kB ROM and 64kB RAM can be accessed in the same manner as a traditional 8051. Each version has different provisions for using the expanded bus, depending on memory map and user's configuration. These issues are discussed in the *Programmer's Guide* in Section <u>4</u>.

### **High-Reliability Circuitry**

This feature ensures proper operation of the micro and maintains the contents of the program/data RAM in the absence of  $V_{CC}$  using a self-contained lithium energy source. The logic provided includes the power-fail warning interrupt, automatic power-down and power-on reset. As a result, the program/data RAM can be modified whenever necessary during execution of the user's software but remains unchanged when  $V_{CC}$  is absent. The circuitry also maintains the internal scratchpad RAM and certain SFRs during a power-down condition.

#### Software Encryption Logic

DS5000 and DS5002 series parts provide software security circuits that include the address encryptor, data encryptor, and the encryption key word. When the device is operating in the encryption mode and using the program/data RAM, the address encryptor is used to transform "logical" addresses on the internal address bus into encrypted addresses that appear on the bytewide memory bus to the RAM. Similarly, the data encryptor transforms data on the internal data bus into encrypted data during write operations on the bytewide memory bus. When data is read back, the data encryptor restores it to its true value. Although each encryptor uses its own algorithm for encrypting data, both depend on the encryption key word stored on-chip.

#### Security Lock Logic

The security lock logic prevents a read or write to any program/data RAM location using the bootstrap loader. In addition, it inhibits the device from fetching code in the expanded bus mode. By disabling access to key internal resources, this feature precludes unauthorized disassembly of application software contained in program/data RAM. In contrast with an EPROM security bit, clearing the security lock wipes the entire RAM area.

#### Vector RAM

The vector RAM is used to contain the reset and interrupt vector code when the soft microcontroller is operating in the encryption mode. This feature is included to insure the security of the application software. The operation of the vector RAM as well as the reason for its inclusion in the architecture are discussed in *Software Security* in Section 1.1.

### Timed-Access Logic

The timed-access logic protects against inadvertent changes to configuration and to the program RAM in the event of a loss of software control. The protected configuration parameters include the partition address bits in the MCON register as well as the enable watchdog-timer bit, stop mode bit, and power-on reset bit in the PCON register.

#### Watchdog Timer

When the user's software is being executed, the watchdog timer can be used to automatically restart the processor in the event that software control is lost. It is also used to generate an oscillator start-up delay to allow the clock frequency to stabilize. This occurs during reset cycles that follow a time in which the oscillator has been stopped (stop mode reset and power-on reset).

#### Resident Loader ROM

The resident loader ROM contains firmware that controls the initial loading of the nonvolatile program/data RAM. The firmware provides serial bootstrap load operation via the on-chip serial port. The internal ROM is not accessible by the user and performs the loading function only when the device is strapped for operation in the program mode. The ROM becomes transparent to the user once loading is complete and has no affect on the memory map.

### 4. PROGRAMMER'S GUIDE

The secure microcontroller uses NV RAM technology for program and data memory. NV SRAM writeprotected memory segments are designated as program memory. The remaining RAM area is used as nonvolatile data storage. One of the advantages of breaking a common RAM into two segments is that a smaller number of memory chips is needed. For example, if a system requires 24kB of program memory and 4kB of data memory, this all fits within one 32kB x 8 SRAM. The secure microcontroller can subdivide this RAM into program and data segments, unconditionally write-protecting the program area. The process of dividing the common memory space into ROM and RAM is called partitioning. The original DS5000 series could partition one SRAM of up to 32kB. It could access a second RAM, but this was restricted to data memory only. The DS5001/DS5002 series can partition two 32kB SRAMs, or even one 128kB x 8 SRAM. Common elements of the programming model are detailed in the following paragraphs, with individual differences highlighted.

#### 4.1 Secure Microcontroller Memory Organization

Secure microcontrollers follow the standard 8051 convention of three memory areas. These include internal registers, program memory, and data memory. These memory areas are not contiguous and are accessed in different ways. The secure microcontroller duplicates all standard 8051 registers and adds several new ones. They have a 64kB program and 64kB data space. However, secure microcontrollers provide several ways to access these areas, and these features are what make the family unique. Figure 4-1 shows the memory map of secure microcontrollers in general terms. The specific details and access to the memory areas are discussed below.



#### Figure 4-1. Secure Microcontroller Memory Map

#### 4.1.1 Internal Registers

The internal register space is divided into two parts. These are scratchpad registers and SFRs. There are 128 scratchpad registers, commonly referred to as on-chip RAM. The 128 bytes include four 8-byte banks of working registers (R0–R7). The scratchpad registers are located at register addresses 00–7Fh. This area is not located in the program or data memory area and is accessed by different instructions. The SFRs are located between 80h and FFh. SFRs control the on-chip peripherals and memory configurations. Direct addressing should be used to access the SFR locations. If register-indirect addressing is used, indeterminate data is returned. Scratchpad registers are discussed immediately below, with SFR descriptions following later in this section.

The scratchpad registers are general-purpose data storage RAM. They are commonly used for temporary storage of a small number of variables when high-speed access is needed. Off-chip RAM (MOVX) is used when the quantity of data is larger than 128 bytes. The scratchpad registers are lithium backed and are preserved in the absence of power.

The scratchpad area has two additional functions. First, 16 bytes of the scratchpad area are bit addressable. That is, while each byte has an address of its own, these bits also have individual bit addresses. Certain instructions operate on bits instead of bytes. Although the addresses appear the same, the microprocessor can distinguish a bit address from a byte address by the instruction used. A large number of individual software flags and conditions can be represented using 128 (16 x 8) individually addressable bits.

A second use of the scratchpad area is for the programmer's stack. Like the 8051, the secure microcontroller uses a stack pointer (SP–81h) SFR to direct stack access into the internal registers. The SP has a default value of 07h. This means that stack storage begins at location 08h. Each PUSH or CALL instruction increments the SP. Note that while the SP is located in the SFR area, the stack itself is stored in the scratchpad area. Figure 4-2 shows the scratchpad register memory map. *Programmer's Note*: With the use of C compilers becoming more frequent, the large memory model should be examined. This compiler model places the stack in off-chip SRAM. Secure microcontroller-based systems usually have an abundance of such SRAM compared to ROM based systems. While off-chip stack results in slower execution time, the stack size becomes virtually unlimited.

The 8051 instruction set allows efficient (single cycle) access to variables when using the working registers. These are a group of four 8-byte banks of scratchpad RAM. The active working registers are referred to as R0–R7. They reside between location 00h and 1Fh, depending on which bank is currently selected. Two bits in the SFR PSW, called R1 (PSW.4) and R0 (PSW.3), are used to determine which is the active bank. Once selected, all instructions involving R0–R7 are directed to the selected group of 8 bytes. This scheme also allows for a fast context switch by simply changing banks. The following table shows the operation of the register bank selection.

R1	R0	BANK STARTING ADDRESS (R0)
0	0	00h
0	1	08h
1	0	10h
1	1	18h

#### PSW.4-3; R1-R0

Register Bank Select

Used to select an 8-byte bank of registers to be assigned as R0–R7.

Figure 4-2. Scratchpad Register Map



#### 4.1.2 Program and Data Memory

The secure microcontroller divides its main memory between program and data segments. Each map consists of a 64kB area from 0000h–FFFFh. Program memory is inherently read-only, and data memory is read/write. The CPU automatically routes program fetches to the program area and MOVX instructions to the data memory area. All of these elements are in common with the standard 8051. Secure microcontroller differences are in the memory interface, memory map control, and flexibility of the memory resources.

Secure microcontrollers provide two separate buses for memory access. The first is a bytewide address/data bus that is new to the 8051 architecture. This bus also provides a switched supply output that makes standard SRAM into nonvolatile memory, decoded chip enables, and a R/W strobe. Furthermore, the bytewide bus allows NV RAM memory to be divided between program and data segments. When using a segment of the RAM as program memory, this area can be loaded using the bootstrap loader function described later.

The second bus is an expanded bus constituted by Ports 0 and 2. This is the standard 8051-compatible memory bus that is available as an option, but is not needed in most cases. Program memory on the expanded bus must be ROM/EPROM and data memory must be volatile SRAM. If NV RAM is needed on the expanded bus, then it must be externally backed up and write protected. The secure microcontroller makes no special provisions for NV RAM on the expanded bus. When discussing memory addressing of secure microcontrollers, there are two important terms that are used frequently–partition and range. The partition is the user-selectable address that divides the program segment from the data segment in a common RAM area on the bytewide bus. The partition is a user-adjustable boundary that can be selected during bootstrap loading or on the fly by the application software. The range is the total amount of memory connected to the bytewide bus. This is set once during initial programming.

The DS5000 series devices can access up to 8kB and 64kB of NV RAM on the bytewide bus. Up to the first 32kB are partitionable into program and data segments as described above. The DS5001/DS5002 series can access between 8kB and 128kBs on its bytewide bus with better partition control. The memory map control resides in the MCON (address C6h) SFR on DS5000 devices. The DS5001 devices use the MCON (address C6h) and RPCTL (address D8h) registers. Since the memory maps and control have significant differences between these versions, they are described later in separate sections.

### 4.2 DS5000 Series Memory Organization

As mentioned above, the DS5000 series consists of the DS5000FP chip and the DS5000(T) and DS2250T modules. The programming model discussed in this section applies to all of these parts. The DS5000FP bytewide bus has 15 address lines, eight data lines, a  $R/\overline{W}$  strobe, and two chip enables to access NV RAM. In the case of a module, these are already connected and can be thought of as internal or embedded memory. The DS5000 series can use either 8kB x 8 or 32kB x 8 SRAMs, selected using the range bit (MCON.3) and has a value of 0 when 8kB SRAM is used and 1 when a 32kB SRAM is used. Range is selected during bootstrap loading and cannot be varied by the application software. The DS5000FP accesses memory on its bytewide bus using two chip enables. The first,  $\overline{CE1}$ , is partitionable. That is, the RAM connected to  $\overline{CE1}$ , whether 8kB or 32kB, can be divided between program and data segments. The partition is user-selected and can be set during bootstrap loading and by software. Partitions are available on 2kB boundaries in the DS5000, except for the last, which is 4kB. The partition is selected using the MCON SFR described below.  $\overline{CE2}$  is controlled by ECE2 bit (MCON.2) and is described below.

Figure 4-3 illustrates the functional memory map of a DS5000 series device. The partition, range, ECE2, and the logical address combine to determine whether the DS5000 uses its bytewide bus or the expanded bus. NV RAM access occurs when the logical address lies in one of the shaded regions. These are program addresses below the partition address, data addresses above the partition and below the range address, or data addresses between 0 and the range when ECE2 is set to a logic 1. Note that when using ECE2 to force data access, the  $\overline{CE2}$  RAM is selected instead of the  $\overline{CE1}$  RAM. This means that on a DS5000 module or a DS2250 with less than 64kB RAM, no data memory exists under  $\overline{CE2}$ . The ECE2 has no affect on program memory, which continues from the  $\overline{CE1}$  RAM or the expanded bus normally.

Note that the partition and range settings are not automatically linked, allowing a user to accidentally select a partition that is larger than the range. When the range is 32kB, the partition address can be as high as 32kB. When a range of 8kB is used, partition addresses below 8kB should be used. Any address that does not map onto the bytewide bus is automatically routed to the expanded bus of Ports 0 and 2. For module users, this means that any address not routed to internal memory goes to the ports.

When the partition is at 3000h and the range at 32kB, program memory below 3000h is accessed on the bytewide bus. Program memory at or above 3000h is directed to the expanded bus or Ports 0 and 2. When the partition is at 5800h and the range at 32K, data memory at 0000h is accessed on Ports 0 and 2. Data memory at 6000h is located in NV RAM on the bytewide bus. When the partition is at 1000h and the range at 8kB, all memory access above 1FFFh is on the expanded bus. The partition rules apply when the range is below 8kB.

#### Important Application Note

The MCON register is an SFR unique to Maxim microcontrollers that contains nonvolatile memory configuration information. This register should be set to the desired value before loading the device via the bootstrap loader. Failure to correctly configure the MCON register can cause the device to operate incorrectly, including symptoms that appear similar to a defective device. Because this register is nonvolatile, incorrect memory settings will be preserved when power is removed. The DS5001FP, DS5002FP, DS2251T, and DS2252T store additional memory configuration information in the RPCTL register, which should also be set to the desired value before loading the user program via the bootstrap loader.

Figure 4-3 illustrates the typical operation. There are two conditions that can modify this memory map. The first is the  $\overline{EA}$  pin. The second is the security lock. When the  $\overline{EA}$  pin is grounded, the DS5000 forces all memory access to the expanded bus. This causes the DS5000 to behave like an 8031, regardless of the partition, range, or ECE2. The  $\overline{EA}$  should be pulled to +5V for normal operation. The second modifier is the security lock. When set, the security lock prevents the bootstrap loader from reading the contents of the NV RAM. For security purposes, it also prohibits program memory access on the expanded bus.

Thus, all program fetches must be restricted to the bytewide bus when locked. The security lock overrides the condition of the  $\overline{EA}$  pin as well.

These memory map controls provide unprecedented flexibility to configure a system. However, it is possible to select contradictory settings. The partitioning function allows a user to select the quantity of program and data memory. It is possible to select all data and no program in NV RAM by choosing a partition of 0000h. This is a valid selection, except when the security lock is set, as it simultaneously configures and prohibits the use of program memory on the expanded bus. In this illegal event, special circuits will automatically force the partition to a location of 7FFFh. This means all 32kB memory on the bytewide bus is designated program memory. The second contradictory case is to select a range of 8kB, and to choose a partition of greater than 8kB. This results in the range as the limiting factor. Addresses above the range are automatically deflected to the expanded bus. No data memory is allocated in NV RAM for this configuration.



#### Figure 4-3. DS5000 Series Memory Map

### 4.3 DS5000 Memory Map Control

The partition and range can be selected using the bootstrap loader discussed in a later section. In addition, the partition can be selected or modified by the application software and  $\overline{CE2}$  is normally software controlled. However, in either case, the MCON SFR is used to choose these settings. The MCON register is described fully in the SFR description section.

#### **DS5000 SERIES MCON REGISTER**

MCON.7–4	<b>PA3–0</b>
Partition Address	Use to select the starting address of data memory in embedded RAM. Program space lies below the partition address.
MCON.3	<b>RA32/8</b>
Range Address	Sets the maximum usable address on the bytewide bus. RA32/8 = 0 sets range address = 1FFFH (8kB); RA32/8 = 1 sets range address = 7FFFH (32kB)
MCON.2 Enable Chip Enable 2	<b>ECE2</b> Used to enable or disable the $\overline{CE2}$ signal to additional RAM data memory space. When ECE2 = 0, all MOVX instructions activate the $\overline{CE1}$ signal. When ECE2 = 1, all MOVX instructions activate the $\overline{CE2}$ signal. This bit should always be cleared to 0 in the DS5000-8, DS5000-32, DS2250-8, and DS2250-32 modules.
MCON.1 Partition Address Access	<b>PAA</b> Used to protect the programming of the partition address select bits. PA3–0 cannot be written when $PAA = 0$ . PAA can be written only via the timed-access register.

### 4.4 DS5001/DS5002 Memory Organization

Note that the DS5002FP is a high-security version of the DS5001FP, but has the same memory map and I/O. The programming model discussed in this section applies to all of these parts and any reference to the DS5001 applies to all of them. The DS5001 series bytewide bus has 16 address lines, eight data lines, a  $R/\overline{W}$  strobe, and a total of eight chip enables to access NV RAM and peripherals. Chip enables include  $\overline{CE1} - \overline{CE4}$  and  $\overline{PE1} - \overline{PE4}$ . The four chip enables ( $\overline{CE1} - 4$ ) are for NV RAM access. How they are connected depends on the memory mode and the selection of SRAMs. The  $\overline{PE}$  signals are generally for memory-mapped peripherals, but can be used for more RAM if desired.  $\overline{PE1}$  and  $\overline{PE2}$  are lithium-backed,  $\overline{PE3}$  and  $\overline{PE4}$  are not. In the case of a module,  $\overline{PE1}$  may be connected to a RTC. Memory map control resides in the MCON (C6h) and RPCTL (D8h) registers. The MCON register has selected differences from its DS5000 counterpart. These are documented below. The RPCTL is not present in the DS5000. Also, not all of the bits in this register pertain to memory map control. This section describes the relevant bits and the SFR section below documents the entire register.

The DS5001/DS5002 series can use multiple 8kB x 8 or 32kB x 8 SRAMs or a single 128kB x 8 SRAM. These parts can operate in either a partitionable (like DS5000) or nonpartitionable mode. The mode is selected via the PM (MCON.1) bit of the MCON register. Note that the DS5001 MCON provides different functions than the DS5000. In partitionable mode (PM = 0), the DS5001/DS5002 can use up to 64kB x 8 SRAM for program and data on its bytewide bus. It can partition this area into program and data segments on 4kB boundaries. The 64kB memory space would consist of two 32kB x 8 SRAMs. Each is accessed by a separate chip enable ( $\overline{CE1}$  and  $\overline{CE2}$ ), but the microcontroller automatically decodes which is needed.

While the DS5001/DS5002 can use between one 8kB x 8 SRAM and four 32kB x 8 SRAMs, it does not automatically know which configuration is used. The user must identify the total RAM size using the range bits RG1 and RG0. RG1 is located at MCON.3 and RG0 is located at RPCTL.0. These range bits

RG1	RG0	RANGE (kB)	<b>CE1</b> ACCESS	<b>CE2</b> ACCESS
1	1	64	0000–7FFFh	8000–FFFFh
1	0	32	0000–7FFFh	NA
0	1	16	0000-1FFFh	2000h-3FFFh
0	0	8	0000-1FFFh	NA

are selected during the bootstrap loading process and cannot be modified by the application software. The table below shows the range values that can be selected when PM = 0 (partitionable).

The total RAM space is partitionable, regardless of which range is selected. This contrasts with the DS5000 that allowed partitioning of  $\overline{CE1}$  only (see the following partition table). PA3–0 are the four MSBs of the MCON register (MCON.7-4). Note that the partition values do not scale depending on range. That is, if a range of less than 64kB is selected, the partition settings above the range should not be unused. The microcontroller automatically decodes which RAM to enable, and uses the partition to decide if this is program memory or data memory.

#### Partition Table

PA3	PA2	PA1	PA0	PARTITION	BYTEWIDE BUS MEMORY MAP
0	0	0	0	0000h	0 Program, Data = Range
0	0	0	1	1000h	4kB Program, Data = Range – $4$ kB
0	0	1	0	2000h	8kB Program, Data = Range – 8kB
0	0	1	1	3000h	12kB Program, Data = Range – 12kB
0	1	0	0	4000h	16kB Program, Data = Range – 16kB
0	1	0	1	5000h	20kB Program, Data = Range – 20kB
0	1	1	0	6000h	24kB Program, Data = Range – $24$ kB
0	1	1	1	7000h	28kB Program, Data = Range – 28kB
1	0	0	0	8000h	32kB Program, Data = Range – $32$ kB
1	0	0	1	9000h	36kB Program, 28kB Data
1	0	1	0	A000h	40kB Program, 24kB Data
1	0	1	1	B000h	44kB Program, 20kB Data
1	1	0	0	C000h	48kB Program, 16kB Data
1	1	0	1	D000h	52kB Program, 12kB Data
1	1	1	0	E000h	56kB Program, 8kB Data
1	1	1	1	FFFFh	64kB Program, 0kB Data

Figure 4-4 illustrates the functional memory map of a DS5001/DS5002 series device in partitionable mode. Note that any access that does not correspond to a bytewide bus location is routed to the expanded bus Ports 0 and 2.



Figure 4-4. Partitionable Memory Map for DS5001/DS5002 Series

The nonpartitionable mode allows the maximum amount of memory to be used on the bytewide bus. A nonpartitionable mode would be used because the 8051 architecture is restricted to 64kB program and 64kB data (without bank switching). This means that if the maximum amount of either program or data (or both) is needed, partitioning cannot be done. The DS5001/DS5002 series accommodates these situations with four selections of nonpartitionable (PM = 1) memory control (see table below). These are selected using the range bits when PM = 1. Also note the MSEL pin on DS5001/DS5002 series devices that tells the processor whether multiple 32kB RAMs (MSEL = 1) or a 128kB RAM (MSEL = 0) is being used. The four selections are as follows. The nonpartitionable memory map is shown in Figure 4-5. Bytewide bus segments begin at 0000h.

MSEL	RG1	RG0	PROGRAM (kB)	DATA (kB)	PROGRAM ACCESS	DATA ACCESS		
1	0	0	32	64	1 at 32kB, $\overline{\text{CE1}}$	2 at 32kB, $\overline{CE3}$ and $\overline{CE4}$		
1	0	1	64	32	2 at 32kB, $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$	1 at 32kB, $\overline{CE3}$		
1	1	0	64	64	2 at 32kB, $\overline{\text{CE1}}$ and $\overline{\text{CE2}}$	2 at 32kB, $\overline{CE3}$ and $\overline{CE4}$		
0	1	1	64	64	1 at 128kB x 8, for both program and data			

Any address that does not fall into the bytewide bus area is routed to the expanded bus of Ports 0 and 2. This could only occur for the first two settings. Note that a single 128kB device is the least expensive in terms of component cost and size. In this case, all memory addressable by the DS5001 is stored in a nonvolatile 128kB x 8 SRAM. When the MSEL pin = 0, and RG0 = RG1 = PM = 1, the device automatically converts  $\overline{CE1}$  to a chip enable,  $\overline{CE2}$  to A16,  $\overline{CE3}$  to A15, and  $\overline{CE4}$  is unused. The MSL bit, accessible only via the bootstrap loader, selects whether the loader addresses the 64kB data or 64kB program segment.



#### Figure 4-5. Nonpartitionable Memory Map for DS5001/DS5002 Series

#### 4.5 DS5001/DS5002 Memory-Mapped Peripherals

The DS5001FP and DS5002FP provide four peripheral chip enables ( $\overline{PE4}$ – $\overline{PE1}$ ) designed to access unencrypted peripherals on the bytewide bus. While PES = 1, all MOVX-based instructions present unencrypted address and data on the bytewide bus. During these instructions the device asserts peripheral chip-enable signals instead of the standard chip-enable signals based on the logical address. The peripheral chip enables are decoded on 16kB boundaries, as shown in <u>Figure 4-6</u>. The PES bit operates the same way in both partitionable and nonpartitionable modes.

The peripheral enables interfaced to battery-backed and nonbattery-backed peripherals. The lowest two peripheral enables,  $\overline{PE1}$  and  $\overline{PE2}$ , are battery backed by the DS5001/DS5002. This means that when V<sub>CC</sub> is removed, the device drives these chip enables to a logic high inactive state. These signals should be interfaced to SRAM and other devices that are battery backed. The upper two peripheral enables,  $\overline{PE3}$  and  $\overline{PE4}$ , are not battery backed by the DS5001/DS5002. This means that when V<sub>CC</sub> is removed, the device allows these signals to float to an undefined state. These signals should be interfaced to ADCs, UARTs, and any other peripheral that is powered by V<sub>CC</sub> rather than V<sub>CC0</sub>.

A novel use of the PES signals is to double the available MOVX memory space. When set, the PES bit in essence creates an overlay of 64kB, using the same MOVX addresses. By toggling the PES bit on and off, the device can access up to 128kB of MOVX memory.

On occasion, a memory-mapped peripheral is needed that interfaces directly to an 8051 multiplexed bus. When this occurs, MOVX instructions can be forced to use the expanded bus in any mode with the EXBS bit (RPCTL.5). Setting this bit to logic 1 forces all MOVX instructions to the expanded bus. While EXBS

= 1, the entire 64kB data memory map is accessed in this way. Clearing EXBS causes the microcontroller to revert to its selected configuration. In most systems, the EXBS bit is not used.

### 4.6 DS5001/DS5002 Memory Map Control

Like the DS5000, the DS5001/DS5002 uses SFRs to control the memory map. The memory control functions include the partition, range, partition mode (PM), expanded bus select (EXBS), peripheral enable select (PES) and access enable (AE). The partition and range can be selected using the bootstrap loader discussed in a later section. In addition, the partition can be selected or modified by the application software by writing to the MCON register. PES is normally used by software and is also controlled by the MCON register. The range is controlled by a combination of MCON and RPCTL bits. In addition, the EXBS and AE are controlled using the RTPCL register. MCON and RPCTL are fully documented in the SFR summary.



#### Figure 4-6. Peripheral Enables in the Data Memory Map

## 4.7 Loading and Reloading Program Memory

Soft microcontrollers are programmed through their integral bootstrap loader feature. This loader is also used to configure the desired options for memory map control. The secure microcontroller uses its low power lithium-backed circuits to maintain critical settings in the absence of power. For this reason, it is unnecessary to set the partition, range, etc. after every power-up or reset. Once set, they will remain unless deliberately modified. Bootstrap loading is discussed in a later section. One of the major advantages of a secure microcontroller is the ability to change these settings, and even reload the entire program memory while the device is installed in system. To completely re-program and re-configure a device, the bootstrap loader must be invoked. However, the secure microcontroller is designed to allow a partial reload of memory without invoking the bootstrap loader.

The major advantage of this technique is that it requires no hardware or external switches. Most of the memory can be reprogrammed under application software control. It would commonly be used when the target system connects to a PC through a serial port as part of an application, e.g., a data logger that must dump memory periodically. While connected to the PC, it is extremely easy to reload portions of memory using the "soft reload."

Application software always has unrestricted read/write access to the NV RAM designated as data memory. This is the memory that lies above the partition address and below the range address (the nonpartitionable configuration of the DS5001/DS5002 is addressed separately). Data memory is read or written using MOVX instructions. Only the area designated as program memory cannot be altered. The key to doing a soft reload is to temporarily change the program memory RAM into data memory. Using an SFR, the application software can authorize the secure microcontroller to temporarily redefine a portion of the program memory area as data memory. Once this is done, the new code can be received through a serial port (or other means) and written into data memory. When the process is complete and the new memory is verified as correct, software converts the RAM back into write-protected program memory for the duration. As with the memory map control, there are minor differences between the DS5000 series and DS5001/DS5002 series devices in how this is accomplished.

#### Soft Reload of a DS5000 Series Device

When application software decides that it should reprogram a portion of memory, the software must convert the target area into data memory. The DS5000 does this when software sets the PAA bit (MCON.1) to a logic 1. PAA is the partition access-enable bit, which is protected from accidental modification by the timed-access procedure. Timed access is discussed in a later section. When PAA = 1, the microcontroller automatically moves the partition to 0800h and allows write access to the partition control bits PA3–0 (MCON.7–4). At this time, the software can adjust the partition, but the new value is not used until after PAA is cleared. The partition remains at 0800h as long as PAA = 1, regardless of the partition control bits. This leaves a 2kB block of NV RAM (from 0000–0800h) assigned as program memory. Apart from this, no other changes take place and software continues to operate normally. **Caution:** Make certain that the code that controls the PAA resides in this first 2kB. When PAA = 1, all addresses on the bytewide bus greater than 0800h are viewed as data memory and cannot be executed, even if they were program memory originally. This gives the software read/write access to the remaining 6kB (range = 8kB) or 30kB (range = 32kB) of NV RAM on the bytewide bus.

At this time, software can begin reloading the target area of memory. There are two minor variations of this procedure. First, a user's loader routine that resides below 0800h (2kB) can reprogram the remainder of memory as needed. This is done be receiving the new code through a serial port or other mechanism and writing it to the RAM at the addresses where it will be executed. Since the RAM is data memory, the write operation is done using MOVX instructions.

The second option is that the user's code below 2kB can simply move the partition to a new value. This is done by writing a new value for PA3–0 in MCON (MCON.7–4) while PAA is still set to 1, then clearing PAA. The purpose of this would be that the loader routine mentioned in option 1 resides in memory above 2kB, but below the target memory area. To gain access, the partition must be moved to a location

that includes this loader routine. Once the partition is moved to this temporary location, the software loader can reprogram new code as before.

When loading is complete, the partition must be either restored or set to a new value that is appropriate for the new software. If the PA3–0 bits were not modified, the PAA bit can simply be cleared. This restores the old partition. If the PAA3–0 were modified during loading or software has grown significantly, a new partition is needed. The PA3–0 bits must be written while PAA is set to 1.

To summarize the soft reload, the procedure goes as follows:

- 1) Ensure that current program execution is in the range of 0000h to 0800h.
- 2) Set the PAA bit using a timed-access procedure.
- 3) Load new contents into program memory at addresses above 0800h using MOVX instructions.
- 4) Define a new partition address if necessary and write the appropriate bits into PA3–0 in the MCON SFR.
- 5) Restore the current partition by clearing the PAA bit with a timed-access procedure.
- 6) Resume operation.

The following example illustrates the soft reload procedure. The original program requires a partition of 4000h (16kB). The new program is larger, requiring a partition of 6000h (24kB). The code that performs these steps is shown below. This routine must be located below 0800h in program memory.

MOV TA, #0Aah ; TIMED ACCESS MOV TA, #55h ; TIMED ACCESS 2 MOV MCON, #10001010b ; SET PAA BIT . . ; USER'S CODE TO LOAD RAM USING MOVX GOES HERE . MOV TA, #0Aah ; TIMED ACCESS MOV TA, #55h ; TIMED ACCESS 2 MOV MCON, #11001000b ; LOAD NEW PARTITION AND CLEAR PAA BIT



#### Figure 4-7. Reloading Portions of a DS5000 Series Device

#### Soft Reload of a DS5001/DS5002

However, a soft reload of a DS5001/DS5002 series device has minor variations from the DS5000 version. First, there is no PAA bit in the DS5001/DS5002. If the DS5001/DS5002 is in a partitionable mode, the user's program must manipulate the partition control bits PA3–0, placing the partition to a value that permits the target area to be loaded. Moving the partition to a new value should convert the target area to data memory allowing read/write access. The user's loader routine, then uses MOVX instructions to load the new program contents into memory. This program can be received from a serial port or other mechanism. When the loading procedure is complete, a new partition (or the old one) must be loaded. Note that the loader routine must reside below the partition at all times.

In the DS5000 series, the PAA bit was protected by a timed-access procedure. In the DS5001/DS5002, the PA3–0 bits are protected directly. The user's program must use a timed-access procedure to alter these bits. The microcontroller further protects the application by not permitting software to write a 0000b into PA3–0. This would cause a program memory area of 0kB.

If the device is in a nonpartitionable configuration, an extra step is required. To perform a soft reload of the program in a nonpartitionable mode, the software must temporarily convert the microprocessor to a partitionable mode using the access-enable bit (RPCTL.4). Setting the AE bit to a logic 1 converts the DS5001/DS5002 into a partitionable mode for as long as it is set. This means that regardless of the original setting, once AE = 1, the memory map is a 64kB partitionable mode. The partition is set to 1000h (4kB) when AE = 1, so the loader routine must reside in this area. The user can then perform the soft reload as previously discussed. When loading is complete, the software should clear the AE bit. Note that AE requires software to use a timed-access procedure to alter it. This method allows a user to alter program memory in a nonpartitionable mode. Data memory can be initialized by application software at any time. Since full read/write access is available, no special provisions are needed.

**Note:** MOVX instructions using the data pointer as an operand must be used when executing a soft reload (AE = 1) from any of the nonpartitionable memory modes. The use of MOVX instructions using R0 or R1 as an operand does not write or read the correct address.

To summarize the soft reload for a DS5001/DS5002, the procedure goes as follows:

#### **Partitionable Mode**

- 1) Write a value to PA3–0 using a timed-access that gives access to the target area of memory.
- 2) Load new contents into program memory at addresses above the partition using MOVX instructions.
- 3) Define a new partition address if necessary and write the appropriate bits into PA3–0 in the MCON SFR using a timed access.
- 4) Resume operation.

#### Nonpartitionable Mode

- 1) Set the AE bit to 1 using a timed-access procedure.
- 2) Load new contents into program memory at addresses above the partition (4kB) using MOVX instructions.
- 3) Clear the AE bit using a timed-access procedure.
- 4) Resume operation.

The following illustrates an example where a soft reload is performed for a partitionable mode. The original program requires a partition of 4000h (16kB). The new program is larger, requiring a partition of A000h (40kB). A loader routine resides below address 1000h. The code that performs these steps is shown below. Note that the timed-access procedure is performed, but is described in a later section.

MOV TA, #0Aah ; TIMED ACCESS MOV TA, #55h ; TIMED ACCESS 2 MOV MCON, #00011000b ; SET PARTITION TO 1000h . . ; USER'S CODE TO LOAD RAM USING MOVX GOES HERE . MOV TA, #0Aah ; TIMED ACCESS MOV TA, #55h ; TIMED ACCESS 2 MOV MCON, #10101000b ; LOAD NEW PARTITION OF A000h+



#### Figure 4-8. Reloading a DS5001/DS5002 Series Device

#### 4.8 Special Function Registers

The secure microcontroller uses SFRs to control most functions. In many cases, an SFR contains 8 bits, each of which control a function or report status on a function. The SFRs reside in register locations 80–FFh. They can be accessed using MOV instructions with direct addressing. In addition, some of the SFRs are bit addressable. This can be particularly useful when enabling a function without modifying others in the register since an SFR can contain eight unrelated control and status functions.

With a few minor exceptions, the secure microcontroller provides identical SFRs to a standard 8051, plus extra locations to control unique functions. Modifications to the standard 8051 SFR map are that the PCON register GF1 (PCON.3) and GF0 (PCON.2) have been replaced by the enable power-fail interrupt and the enable watchdog-timer bits, respectively. In addition, the secure microcontroller requires a timed-access procedure before allowing software to modify the STOP bit (PCON.1). This prevents errant software from creating a unrecoverable situation for the watchdog timer. The remaining SFRs are either identical to the 8051 or new to the architecture.

There are some differences between the DS5000 series and the DS5001/DS5002 series SFRs. Figure 4-9 and Figure 4-10 show an overview of their respective SFR maps. Detailed descriptions follow. Differences are denoted under the particular register. In some cases, the DS5001 and DS5002 have registers that do not appear in the DS5000 (noted under the particular register).

# Figure 4-9. DS5000 SFR Map

OFOH         F7         F8         F5         F4         F3         F2         F1         F0         B           0E0H         E7         E6         E5         E4         E3         E2         E1         E0         ACC           0D0H         D7         D6         D5         D4         D3         D2         D1         D0         PSW           0C7H         NOT BIT ADDRESSABLE         TA         PA3         PA2         PA1         PA0         RA326         ECE2         PAA         SL           0C6H         NOT BIT ADDRESSABLE         MCON         PS         PT1         PX1         PT0         PX0           0BH         BF         -         -         BC         BB         BA         B9         B8         IP           0BH         B7         B6         B5         B4         B3         B2         B1         B0         P3           EA         ES         ET1         EX1         ET0         EX0         EX1         EX0         EX1         A0         P2         S0UF           0ABH         A7         A6         A5         A4         A3         A2         A1         A0 <td< th=""><th></th><th colspan="8">(MSB) BIT ADDRESS (LSB)</th><th></th></td<>		(MSB) BIT ADDRESS (LSB)								
C         AC         F0         RS1         RS0         OV         P           GD0H         D7         D6         D5         D4         D3         D2         D1         D0         PSW           0C7H	0F0H	F7	F6	F5	F4	F3	F2	F1	F0	В
C         AC         F0         RS1         RS0         OV         P         PSW           00H         D7         D6         D5         D4         D3         D2         D1         D0         PSW           0C7H         NOT BIT ADDRESSABLE         TA         A         SL         MCON           0C6H         NOT BIT ADDRESSABLE         MCON         PX3         PA2         PA1         PA0         RA328         ECE2         PAA         SL         MCON           0C6H         NOT BIT ADDRESSABLE         MCON         P3         P4         P4         P4         P4         P4         P4         P4         P4         P4         P3         P4         P3	0E0H	E7	E6	E5	E4	E3	E2	E1	E0	ACC
ODOH         D7         D8         D5         D4         D3         D2         D1         D0         PSW           0C7H         NOT BIT ADDRESSABLE         TA         TA         TA         TA           0C8H         PA3         PA2         PA1         PA0         RA328         ECE2         PAA         SL         MCON           0C8H         BF         -         -         BC         BB         BA         B9         B8         IP           0B8H         BF         -         -         BC         BB         BA         B9         B8         IP           0B8H         BF         -         -         AC         BB         BA         B9         B8         IP           0B8H         AF         -         -         AC         AB         AA         A9         A8         IE           0A0H         A7         A6         A5         A4         A3         A2         A1         A0         P2           99H         NOT BIT ADDRESSABLE         SBUF         SBUF         SBUF         SBUF         SBUF         SBUF         SBUF         TRI         RI         A9         A8         IE		с	AC	F0	RS1	RS0	OV		Р	
OC7H         NOT BIT ADDRESSABLE         TA           PA3         PA2         PA1         PA0         RA32/8         ECE2         PAA         SL           OC6H         NOT BIT ADDRESSABLE         MCON           RWT         PS         PT1         PX1         PT0         PX0           088H         BF         -         -         BC         BB         BA         B9         BB         IP           088H         BF         -         -         BC         BB         BA         B9         BB         IP           080H         B7         B6         B5         B4         B3         B2         B1         B0         P3           EA         ES         ET1         EX1         ET0         EX0         P2           0A8H         AF         -         -         AC         AB         AA         A9         A8         IE           0A8H         AF         -         AC         AB         RAA         A9         A8         IE         SUF           99H         NOT BIT ADDRESSABLE         SUF         SUF         SUF         SUF         SUF         SUF         SUF         SUF         SC	0D0H	D7	D6	D5	D4	D3	D2	D1	D0	PSW
PA3         PA2         PA1         PA0         RA32/8         ECE2         PAA         SL         MCON           0CH         NOT BIT ADDRESSABLE         NOT BIT ADDRESSABLE         MCON         PX0         PX0         PX0           0B6H         BF         -         -         BC         BB         BA         B9         B8         IP           0B0H         B7         B6         B5         B4         B3         B2         B1         B0         P3           CA         AF         -         -         AC         AB         A4         A9         A8         IE           0A8H         AF         -         -         AC         AB         AA         A9         A8         IE           0A8H         A7         A6         A5         A4         A3         A2         A1         A0         P2           99H         NOT BIT ADDRESSABLE         SUF	0C7H		TA							
NOT BIT ADDRESSABLE         MCON           RWT         PS         PT1         PX1         PT0         PX0           0B8H         BF         -         -         BC         BB         BA         B9         58         IP           0B0H         B7         B6         B5         B4         B3         B2         B1         B0         P3           EA         ES         ET1         EX1         ET0         EX0         EX1         EX0         EX0         EX1         EX0         EX0         EX1         EX0         EX1         EX0         EX0         EX0 <t< td=""><td></td><td>PA3</td><td></td></t<>		PA3								
RWT         PS         PT1         PX1         PT0         PX0           088H         BF         -         -         BC         BB         BA         B9         B8         IP           080H         B7         B6         B5         B4         B3         B2         B1         B0         P3           EA         ES         ET1         EX1         ET0         EX0         EX0         P2           0A8H         AF         -         AC         AB         AA         A9         A8         IE           0A0H         A7         A6         A5         A4         A3         A2         A1         A0         P2           9H         NOT BIT ADDRESSABLE         SBUF         SBUF         SBUF         SBUF         SBUF         P1         TH1	0C6H			I	NOT BIT ADD	RESSABLE				MCON
OBBH         BF         -         -         BC         BB         BA         B9         B8         IP           0B0H         B7         B6         B5         B4         B3         B2         B1         B0         P3           EA         ES         ET1         EX1         ET0         EX0         IE           0A8H         AF         -         AC         AB         AA         A9         A8         IE           0A8H         AF         -         AC         AB         AA         A9         A8         IE           0A8H         AF         -         AC         AB         AA         A9         A8         IE           0A9H         A7         A6         A5         A4         A3         A2         A1         A0         P2           99H         NOT BIT ADDRESSABLE         SON         SON         SON         SON         P1           98H         9F         9E         9D         9C         9B         9A         99         9B         SCON           90H         97         96         95         94         93         92         91         90         P1		RWT			PS	PT1	PX1	PT0	PX0	
080H         B7         B6         B5         B4         B3         B2         B1         B0         P3           0A8H         AF         -         -         AC         AB         AA         A9         A8         IE           0A8H         AF         -         AC         AB         AA         A9         A8         IE           0A0H         A7         A6         A5         A4         A3         A2         A1         A0         P2           98H         NOT BIT ADDRESSABLE         SBUF         SBUF         SBUF         SBUF         SBUF         98         9A         99         98         SCON           98H         97         96         95         94         93         92         91         90         P1           80H         97         96         95         94         93         92         91         90         P1           80H         NOT BIT ADDRESSABLE         TH1         TH0         TL1         TH1         TH0         TL1         TL0           88H         NOT BIT ADDRESSABLE         TI         M0         TL1         M0         TL0         TL1         TL0         TL0 <td>0B8H</td> <td>BF</td> <td>_</td> <td>-</td> <td>BC</td> <td>BB</td> <td>BA</td> <td>B9</td> <td>B8</td> <td>IP</td>	0B8H	BF	_	-	BC	BB	BA	B9	B8	IP
EA         ES         ET1         EX1         ET0         EX0           0A8H $AF$ $ AC$ $AB$ $AA$ $A9$ $A8$ IE           0A0H $A7$ $A6$ $A5$ $A4$ $A3$ $A2$ $A1$ $A0$ $P2$ 9H         NOT BIT ADDRESSABLE         SBUF         SBUF           98H $9F$ $9E$ $9D$ $9C$ $9B$ $9A$ $99$ $9B$ $SCON$ 90H $97$ $96$ $95$ $94$ $93$ $92$ $91$ $90$ $P1$ 8DH         NOT BIT ADDRESSABLE         TH1         TH0         TH1         TH0         TL1         TL1         TL0           8DH         NOT BIT ADDRESSABLE         TL1         TL0         TL1         TL0         TL1         TL0         TL1         TL0         MOD         TL1         MOD         MOD         TCON         MOD         MOD <td< td=""><td>0B0H</td><td>B7</td><td>B6</td><td>B5</td><td>B4</td><td>B3</td><td>B2</td><td>B1</td><td>B0</td><td>P3</td></td<>	0B0H	B7	B6	B5	B4	B3	B2	B1	B0	P3
OA8H         AF         -         -         AC         AB         AA         A9         A8         IE           OA0H         A7         A6         A5         A4         A3         A2         A1         A0         P2           99H         NOT BIT ADDRESSABLE         SBUF         SBUF         SBUF         SBUF         SBUF           98H         9F         9E         9D         9C         9B         9A         99         98         SCON           90H         97         96         95         94         93         92         91         90         P1           8DH         NOT BIT ADDRESSABLE         TH0         TH1         TH0         TH1         TH0         TH1           8CH         NOT BIT ADDRESSABLE         TH0         TL1         TL1         TL1         TL1         TL0         TL0         TL1         TL0         TL0         TM0D         TM0D         TM0D         TL1         TL0         TL0         TL0         TL1         TL0         TL0         TL0         TL1         TL0         <		EA			ES	ET1	EX1	ET0	EX0	
OAOH         A7         A6         A5         A4         A3         A2         A1         A0         P2           99H         NOT BIT ADDRESSABLE         SBUF         SDF         98         9A         99         98         SCON         P1         TR1         TR1         SCON         P1         TH1         TL1	0A8H	AF	-	_	AC	AB	AA	A9	A8	IE
99H         NOT BIT ADDRESSABLE         SBUF           98H         9F         9E         9D         9C         9B         9A         99         98         SCON           90H         97         96         95         94         93         92         91         90         P1           8DH         97         96         95         94         93         92         91         90         P1           8DH         NOT BIT ADDRESSABLE         TH1         TH1         TH0         TH1         TH0           8CH         NOT BIT ADDRESSABLE         TL1         TL1         TL0         TL1         TL1           8CH         NOT BIT ADDRESSABLE         TT1         M0         GATE         CT7         M1         M0           8H         NOT BIT ADDRESSABLE         TL0         TL0         TL0         TL0         TL0           8H         NOT BIT ADDRESSABLE         TM0D         TCN         TCN         TCN         TCN           8H         NOT BIT ADDRESSABLE         TM0D         TCN         TCN         TCN         TCN           8H         SMOD         POR         PFW         WTR         EPFW         EWT         STOP	0A0H	A7	A6	A5	A4	A3	A2	A1	A0	P2
SM0         SM1         SM2         REN         TB8         RB8         TI         RI           96H         9F         9E         9D         9C         9B         9A         99         98         SCON           90H         97         96         95         94         93         92         91         90         P1           8DH	99H			1		RESSABLE				SBUF
Sind         Sind <th< td=""><td></td><td>SMO</td><td>SM1</td><td>SM2</td><td>REN</td><td>TB8</td><td>RB8</td><td>τı</td><td>RI</td><td></td></th<>		SMO	SM1	SM2	REN	TB8	RB8	τı	RI	
90H       97       96       95       94       93       92       91       90       P1         8DH       NOT BIT ADDRESSABLE       TH1         8CH       NOT BIT ADDRESSABLE       TH0         8BH       NOT BIT ADDRESSABLE       TL1         8AH       NOT BIT ADDRESSABLE       TL0         GATE       C/T       M1       M0         GATE       C/T       M1       M0       GATE       C/T       M1       M0         89H	98H	9F	9E	9D	90	9B	9A	99	98	SCON
8DH       NOT BIT ADDRESSABLE       TH1         8CH       NOT BIT ADDRESSABLE       TH0         8BH       NOT BIT ADDRESSABLE       TL1         8AH       NOT BIT ADDRESSABLE       TL0         GATE       C/T       M1       M0         GATE       C/T       M1       M0       GATE       C/T       M1       M0         89H	90H	97	96	95	94	93	92	91	90	P1
8CH       NOT BIT ADDRESSABLE       TH0         8BH       NOT BIT ADDRESSABLE       TL1         8AH       NOT BIT ADDRESSABLE       TL0         GATE C/T M1 M0 GATE C/T M1 M0         SPH         TF1       TR1         TF1       TR1       TF0       TR0       IE1       IT1       IE0       IT0         88H       8F       8E       8D       8C       8B       8A       89       88       TCON         88H       8F       8E       8D       8C       8B       8A       89       88       TCON         SMOD POR PFW WTR EPFW EWT STOP IDL         NOT BIT ADDRESSABLE       PCON         83H       NOT BIT ADDRESSABLE       DPH         83H       NOT BIT ADDRESSABLE       DPH         83H       NOT BIT ADDRESSABLE       DPH         83H       NOT BIT ADDRESSABLE       SP         80H       87       86       85       84       83       82       81       80       P0	8DH	· · · · · · · · · · · · · · · · · · ·		1		RESSABLE				TH1
8BH       NOT BIT ADDRESSABLE       TL1         8AH       NOT BIT ADDRESSABLE       TL0         GATE       C/T       M1       M0       GATE       C/T       M1       M0         89H       GATE       C/T       M1       M0       GATE       C/T       M1       M0         89H       TF1       TR1       TF0       TR0       IE1       IT1       IE0       IT0         88H       8F       8E       8D       8C       8B       8A       89       88       TCON         88H       8F       8E       8D       8C       8B       8A       89       88       TCON         88H       SF       8E       8D       8C       8B       8A       89       88       TCON         88H       SF       8E       8D       8C       8B       8A       89       88       TCON         87H       NOT BIT ADDRESSABLE       POR       PFW       WTR       EPFW       EWT       STOP       IDL         83H       NOT BIT ADDRESSABLE       DPH       DPL       SP       SP       SP       SP         80H       87       86       85       84	8CH	· · · · · · · · · · · · · · · · · · ·		1		RESSABLE				тно
NOT BIT ADDRESSABLE       TL0         GATE       C/T       M1       M0         GATE       C/T       M1       M0         SMOE       TM0       GATE       C/T       M1       M0         TF1       TR1       TF0       TIO         TF1       TR1       TCON         SMOD       POR       PFW       WTR       EWT       STOP       IDL         SMOD       POR       PFW       WTR       EWT       STOP       IDL         SMOD       POR       PFW       WTR       EWT       STOP       IDL         SMOD       POR       PFW       WTR       STOP       IDL       PCON         SMOD       NOT BIT ADDRESSABLE       DPH       DPL       SP       PO <th< td=""><td>8BH</td><td></td><td></td><td>1</td><td>NOT BIT ADD</td><td>RESSABLE</td><td></td><td></td><td></td><td>TL1</td></th<>	8BH			1	NOT BIT ADD	RESSABLE				TL1
GATE         C/T         M1         M0         GATE         C/T         M1         M0           89H         NOT BIT ADDRESSABLE         TMOD           TF1         TR1         TF0         TR0         IE1         IT1         IE0         IT0           88H         8F         8E         8D         8C         8B         8A         89         88         TCON           88H         8F         8E         8D         8C         8B         8A         89         88         TCON           88H         8F         8E         8D         8C         8B         8A         89         8B         TCON           87H         FOR         PFW         WTR         EPFW         EWT         STOP         IDL           87H         NOT BIT ADDRESSABLE         PCON         PCON         PPH         PPL         PPL           87H         NOT BIT ADDRESSABLE         DPH         PPL         SP         PPL         SP           83H         NOT BIT ADDRESSABLE         SP         SP         PPL         SP         SP           80H         87         86         85         84         83         82         81	8AH			1		RESSABLE				TL0
NOT BIT ADDRESSABLETMOD89HTF1TR1TF0TR0IE1IT1IE0IT088H8F8E8D8C8B8A8988TCONSMODPORPFWWTREPFWEWTSTOPIDLPCON87HNOT BIT ADDRESSABLEPCONNOT BIT ADDRESSABLEDPH83HNOT BIT ADDRESSABLEDPH82HNOT BIT ADDRESSABLESP81HNOT BIT ADDRESSABLESP80H8786858483828180		GATE	C/T	M1	MO	GATE	с <del>/т</del>	M1	MO	
TF1TR1TF0TR0IE1IT1IE0IT088H8F8E8D8C8B8A8988TCONSMODPORPFWWTREPFWEWTSTOPIDLPCON87HNOT BIT ADDRESSABLENOT BIT ADDRESSABLEPCON83HNOT BIT ADDRESSABLEDPH82HNOT BIT ADDRESSABLEDPH81HNOT BIT ADDRESSABLESP80H8786858483828180PO	89H		TMOD							
88H         8F         8E         8D         8C         8B         8A         89         88         TCON           SMOD         POR         PFW         WTR         EPFW         EWT         STOP         IDL         PCON           87H         NOT BIT ADDRESSABLE         PCON         PCON         PCON         PCON         PCON           83H         NOT BIT ADDRESSABLE         DPH         DPH         PCON		TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO	
SMODPORPFWWTREPFWEWTSTOPIDL87HNOT BIT ADDRESSABLEPCON83HNOT BIT ADDRESSABLEDPH82HNOT BIT ADDRESSABLEDPL81HNOT BIT ADDRESSABLESP80H8786858483828180PO	88H	8F	8E	8D	8C	8B	8A	89	88	TCON
87H         NOT BIT ADDRESSABLE         PCON           83H         NOT BIT ADDRESSABLE         DPH           82H         NOT BIT ADDRESSABLE         DPL           81H         NOT BIT ADDRESSABLE         SP           80H         87         86         85         84         83         82         81         80         P0		SMOD	POR	PFW	WTR	EPFW	EWT	STOP	IDL	
83H       NOT BIT ADDRESSABLE       DPH         82H       NOT BIT ADDRESSABLE       DPL         81H       NOT BIT ADDRESSABLE       SP         80H       87       86       85       84       83       82       81       80       P0	87H		PCON							
82H         NOT BIT ADDRESSABLE         DPL           81H         NOT BIT ADDRESSABLE         SP           80H         87         86         85         84         83         82         81         80         P0	83H		DPH							
81H         NOT BIT ADDRESSABLE         SP           80H         87         86         85         84         83         82         81         80         P0	82H			DPL						
80H 87 86 85 84 83 82 81 80 P0	81H	· .	SP							
	80H	87	86	85	84	83	82	81	80	P0

DIRECT BY	TE								SPECIAL FUNCTION			
ADDRESS	(MSB)			BIT AD	DRESS	r	·····	(LSB)				
OFOH	F7	F6	F5	F4	F3	F2	F1	F0	В			
05011	<b>F</b> 7	50	E2	E1	EO							
OEOH	E/	Eb	E5	<u> </u>	LE3	E2 50						
00411	<u>ST7</u>	S16	515			<u> </u>	IBF	UDF				
			EXBS					<u></u>				
0D8H							Da	0				
			P0	D4	D3	D2	D1	D0	] psw			
00011		<u></u>			1							
0CFH				NOT BIT AL	DDRESSABLE				RNR			
0C7H				NOT BIT AL	DDRESSABLE				_ TA			
	PA3	PA2	PA1	PA0	RG1	PES	PM	SL				
0C6H				NOT BIT A	DDRESSABLE			·	MCON			
0C3H				NOT BIT AL	DDRESSABLE				CRC HIGH			
0C2H				NOT BIT A	DDRESSABLE				CRC LOW			
	RNGE3	RNGE2	RNGE1	RNGE0		·	MDM	CRC				
0C1H				NOT BIT AD	DDRESSABLE				CRC			
	RWT			PS	PT1	PX1	PT0	PX0	-			
0B8H	BF			BC	BB	BA	B9	B8	IP			
	L			<u>.</u>								
0B0H	B7	B6	B5	B4	B3	B2	B1	B0	P3			
	EA			ES	ET1	EX1	ET0	EX0				
0A8H	AF			AC	AB	AA	A9	A8	IE			
				1	1 10							
UAUH	A7	A6	A5	A4	A3	AZ	AI	A0				
99H				NOT BIT A	DDRESSABLE			· · · · · · · · ·	SBUF			
	SM0	SM1	SM2	REN	TB8	RB8	TI	RI				
98H	9F	9E	9D	90	9B	9A	99	98	SCON			
		1	· · · · · · · · · · · · · · · · · · ·	······	· ····		1	· · · · · · · · · · · · · · · · · · ·	-			
90H	97	96	95	94	93	92	91	90	P1			
	r								7			
8DH				NOT BIT AL	DDRESSABLE							
8CH				NOT BIT AL	DDRESSABLE							
8BH		NOT BIT ADDRESSABLE										
8AH	L			NOT BIT AD	DDRESSABLE				TLO			
	GATE	сл	M1	M0	GATE	С/Т	M1	MO				
89H	L			NOT BIT AL	DDRESSABLE							
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0				
88H	8F	8E	8D	8C	8B	8A	89	88				
	SMOD	POR	PFW	WTR	EPFW	EWT	STOP	IDL				
										83H		
82H												
81H	L				JUKESSABLE				J OF			
	D7	<u>D6</u>	D5	D4	D3	D2	10	00	BULDBB			

# Figure 4-10. DS5001/DS5002 SFR Map

# Power Control Register PCON, 087H

D7	D6	D5	D4	D3	D2	D1	D0				
SMOD	POR	PFW	WTR	EPFW	EWT	STOP	IDL				
RW-0	RT-*	R-*	R-*	RW-0	RT-*	RT-0	RW-0				
R = Unrestricted R	Read Access, W = U	nrestricted Write A	Access, T = Timeo	d-access Write Onl	y, n = Value after F	Reset, * = Special:	see description				
PCON.7		SMOD									
Double Baud Rate		When set to 1, the baud rate is doubled when the serial port is being used in modes 1, 2, or 3.									
PCON.6		POR									
Power-On Reset		Indicates that the previous reset was initiated during a power-on sequence. This bit is cleared to 0 when power-on reset occurs, and remains 0 until it is set to 1 by software.									
PCON.5		PFW									
Power-Fail Warning		Indicates that a potential power failure is in progress. Set to 1 whenever $V_{CC}$ is below the $V_{PFW}$ threshold. Cleared to 0 immediately following a read operation of the PCON register. Once set, it remains set until the read operation occurs, regardless of activity on $V_{CC}$ . After PFW is cleared by a read, it returns to 1 if $V_{CC} < V_{PFW}$ . This bit is cleared to a 0 during a power-on reset.									
PCON.4 Watchdog Timer Reset		WTR Set to 1 following a watchdog timer timeout. If WTR is enabled, it indicates the cause of the reset. Cleared to 0 immediately following a read of the PCON register. This bit is set to 1 after a WTR and cleared to 0 on a power-on reset. Remains unchanged during other types of resets.									
PCON.3 Enable Power-	Fail Interrupt	<b>EPFW</b> Enables (EPFW = 1) or disables (EPFW = 0) the power-fail interrupt.									
PCON.2		EWT									
Enable Watch	log Timer	Enables (EWT = 1) or disables (EWT = 0) the WTR. This bit is cleared to 0 on a no- $V_{LI}$ power-on reset and remains unchanged during other types of reset.									
PCON.1 Stop		<b>STOP</b> Used to invoke the stop mode. When set to 1, program execution termin immediately and stop mode operation commences. Cleared to 0 when pro- execution resumes following a hardware reset.									
PCON.0		IDL									
Idle		Used to inv resumes wh	oke the idle the idle the idle bit	mode. When s is cleared to 0	et to 1, progra following an in	m execution i terrupt or a har	s halted and dware reset.				
# Timer Control Register TCON, 088H

D7	D6	D5	D4	D3	D2	D1	D0		
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0		
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0		
R = Unrestricted F	Read Access, W = l	Unrestricted Write	Access, T = Timeo	d-access Write Onl	y, n = Value after F	Reset, * = Special:	see description		
TCON.7		TF1							
Timer 1 Overf	low Flag	Status bit so Cleared to (	et to 1 when the other the other of the other other terms of the other o	imer 1 overflor ectors to timer	ws from a prev 1 interrupt serv	vious count val ice routine.	ue of all 1s.		
TCON.6		TR1							
Timer 1 Run C	Control	When set to 0	When set to 1 by software, timer 1 operation is enabled. Timer 1 is disabled wh cleared to 0.						
TCON.5:		TF0							
Timer 0 Overf	low	Status bit set to 1 when timer 0 overflows from a previous count value of all 1s Cleared to 0 when CPU vectors to timer 0 interrupt service routine.							
TCON.4:		TR0							
Timer 0 Run C	Control	When set to 0	1 by software.	e, timer 0 opera	tion is enabled	l. Timer 0 is di	sabled when		
TCON.3:		IE1							
Interrupt 1 Edg	ge Detect	Set to 1 to s	ignal when a 1	1-to-0 transition	n (IT = 1)  or  a	low level (IT =	0) has been		
		detected on if $IT1 = 1$ .	the INT1 pin.	Cleared to 0 b	y hardware wh	en interrupt pro	ocessed only		
TCON.2:		IT1							
Interrupt 1 Typ	pe Select	When set to	o 1, 1-to-0 tran	nsitions on $\overline{IN}$	$\overline{\Gamma 1}$ are used to	generate interr	upt requests		
		from this pi	n. When cleare	ed to 0, $\overline{\text{INT1}}$ is	s level activated	1.			
TCON.1:		IE0							
Interrupt 0 Edg	ge Detect	Set to 1 to	signal when a	1-to-0 transitio	on $(IT0 = 1)$ or	a low level (I	T0 = 0 has		
		been detect processed o	ted on the IN $nly$ if $ITO = 1$ .	VT0 pin. Clear	red to a 0 by	hardware wh	en interrupt		
TCON.0:		IT0							
Interrupt 0 Typ	pe Select	When set to	o 1, 1-to-0 tran	nsitions on INT	$\overline{\Gamma 0}$ are used to	generate interr	upt requests		
_ •		from this pi	n. When cleare	ed to 0, INTO is	s level activated	1.	_		

# Timer Mode Register TMOD, 089H

D7	D6	D5	D4	D3	D2	D1	D0
GATE	$C/\overline{T}$	M1	M0	GATE	$C/\overline{T}$	M1	M0
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	RW-0

R = Unrestricted Read Access, W = Unrestricted Write Access, T = Timed-access Write Only, n = Value after Reset, \* = Special: see description

#### TMOD.7 (Timer 1); TMOD.3 (Timer 0)

Gate Control

#### GATE

When set to 1 with TRn = 1, timer/counter's input count pulses are only delivered while a 1 is present on the  $\overline{INT}$  pin. When cleared to 0, count pulses are always received by the timer/counter a long as TRn = 1.

TMOD.6 (Timer 1); TMOD.2 (Timer 0) Counter/Timer Select

#### C/T

When set to 1, the counter function is selected for the associated timer; when cleared to 0, the timer function is selected.

#### TMOD.5-4 (Timer 1); TMOD.1-0 (Timer 0) Mode Select

Mode Select

#### M1, M0

These bits select the operating mode of the associated timer/counter as follows:

M1	M0	CONDITION
0	0	Mode 0: 8 bits with 5-bit prescale
0	1	Mode 1: 16 bits with no prescale
1	0	Mode 2: 8 bits with auto-reload
1	1	Mode 3: Timer 0 - Two 8-bit timers, Timer 1 - Stopped

# Serial Control Register SCON, 098H

D7	D6	D5	D4	D3	D2	D1	D0
SM0	SM1	SM2	REN	TB8	RB8	TI	RI
RW-0							

R = Unrestricted Read Access, W = Unrestricted Write Access, T = Timed-access Write Only, n = Value after Reset, \* = Special: see description

SCON.7, SCON.6: "Mode Select": SM0, SM1

Used to select the operational mode of the serial I/O port as follows:

SM0	SM1	MODE	FUNCTION	LENGTH (BITS)	CLOCK PERIOD
0	0	0	SYNC	8	12 t <sub>CLK</sub>
0	1	1	ASYNC	10	Timer 1 Overflow
1	0	2	ASYNC	11	64 $t_{CLK}$ or 32 $t_{CLK}$
1	1	3	ASYNC	11	Timer 1 Overflow

#### SM2

Multiple MCU Comm

# Used to enable the multiple microcontroller communications feature for modes 2 and 3. When SM2 = 1, RI IS activated only when serial words are received which cause RB8 to be set to 1.

SCON.4 Receive Enable

Transmitted Bit 8

SCON.5

SCON.3

SCON.2

## REN

When set to 1, the receive shift register is enabled. Disabled when cleared to 0.

#### TB8

Can be set or cleared to define the state of the 9th data bit in modes 2 and 3 of a serial data word.

#### RB8

Indicates the state of the 9th data bit received while in modes 2 or 3. If mode 1 is selected with SM2 = 0, RB8 is the state of the stop bit which was received. RB8 is not used in mode 0.

Status bit used to signal that a data word has been completely shifted out. In mode 0, it is set at the end of the 8th data bit. Set when the stop bit is transmitted in all

#### SCON.1

**Received Bit 8** 

Transmit Interrupt

#### SCON.0

Receive Interrupt

### RI

other modes.

ΤI

Status bit used to signal that a serial data word has been received and loaded into the receive buffer register. In mode 0, it is set at the end of the 8th bit time. It is set at the midbit time of the incoming stop bit in all other modes of a valid received word according to the state of SM2.

# Interrupt Enable Register IE, 0A8H

D7	D6	D5	D4	D3	D2	D1	D0	
EA			ES	ET1	EX1	ET0	EX0	
RW-0			RW-0	RW-0	RW-0	RW-0	RW-0	
R = Unrestricted R	ead Access, W = l	Unrestricted Write	Access, T = Timed	I-access Write Onl	y, n = Value after F	<pre> teset, * = Special:</pre>	see description	
IE.7EAGlobal Interrupt EnableWhen set to 1, each interrupt except for PFW may be individually ena disabled by setting or clearing the associated IEx bit. When cleare interrupts are globally disabled and no pending interrupt request acknowledged except for PFW.					y enabled or leared to 0, lest will be			
IE.4 Enable Serial I	nterrupt	<b>ES</b> When se can be ac	<b>ES</b> When set to 1, an interrupt request from either the serial port's TI or RI flags can be acknowledged. Serial I/O interrupts are disabled when cleared to 0.					
<b>IE.3</b> Enable Timer 1	Interrupt	ET1 When se acknowle	<b>ET1</b> When set to 1, an interrupt request from Timer 1's TF1 flag can be acknowledged. Timer interrupts are disabled when cleared to 0.					
<b>IE.2</b> Enable Externa	ll Interrupt 1	<b>EX1</b> When se Interrupt	t to 1, an intension of the state of the sta	errupt request from this sourc	from the IE1 f we when cleared	lag can be acl to 0.	cnowledged.	
<b>IE.1</b> Enable Timer (	) Interrupt	<b>ET0</b> When seacknowled	et to 1, an edged. Interrup	interrupt requestion requestion requestion of the second sec	lest from time from this sour	er 0's TF0 f ce when cleare	lag can be d to 0.	
<b>IE.0</b> Enable Externa	ll Interrupt 0	<b>EX0</b> When se are disab	t to 1, an inter led from this s	rupt from the ource when cle	IE0 flag can be eared to 0.	e acknowledge	d. Interrupts	

# Interrupt Priority Register IP, 0B8H

D7	D6	D5	D4	D3	D2	D1	D0
RWT	1	1	PS	PT1	PX1	PT0	PX0
RT-1	R-1	R-1	RW-0	RW-0	RW-0	RW-0	RW-0
R = Unrestricted R	Read Access, W = L	Unrestricted Write	Access, T = Timeo	d-access Write Onl	y, n = Value after F	Reset, * = Special:	see description
IP.7		RWT					
Reset Watchdog Timer When a 1 is written to this bit via the timed-access procedure the wat count will be reset and counting will begin again. Writing a 0 into th effect. This bit will always read 1.						tchdog timer is bit has no	
IP.4		PS					
Serial Port Price	ority	Programs serial port interrupts for high priority when set to 1. Low priority i selected when cleared to 0.					
IP.3		PT1					
Timer 1 Priorit	ty	Programs ti when cleare	imer 1 interrup ed to 0.	t for high prior	ity when set to	1. Low priori	ty is selected
IP.2		PX1					
External Interr	upt 1 Priority	Programs e selected wh	external interrution interrution in the second s	pt 1 for high	priority when	set to 1. Lov	<i>w</i> priority is
IP.1		РТО					
Timer 0 Priorit	ty	Programs ti when cleare	imer 0 interrup ed to 0.	t for high prior	ity when set to	1. Low priori	ty is selected
IP.0		PX0					
External Interr	upt 0 Priority	Programs e selected wh	external interru ien cleared to 0	pt 0 for high	priority when	set to 1. Lov	<i>w</i> priority is

# DS5001 CRC Register CRC, 0C1H

D7	D6	D5	D4	D3	D2	D1	D0
RNGE3	RNGE2	RNGE1	RNGE0				CRC
RB-*	RB-*	RB-*	RB-*				RB-*

R = Unrestricted Read Access, B = Modifiable only via Bootstrap Loader, n = Value after Reset, \* = Special: see description

**CRC.7-4 RNGE3-0** Determines the range over which a power-up CRC will be performed. Addresses are specified on 4K boundaries. These bits are reset 0 on a no-V<sub>LI</sub> reset and unchanged by all other resets.

**CRC.0 CRC** When set to 1, a CRC check will be performed on power-up or watchdog timeout. CRC will be checked against stored values. An error will initiate Program Load mode. These bits are reset 0 on a no-V<sub>LI</sub> reset and unchanged by all other resets.

# DS5000 Memory Control Register MCON, 0C6H

D7	D6	D5	D4	D3	D2	D1	D0
PA3	PA2	PA1	PA0	RA32/8	ECE2	PAA	SL
R*-*	R*-*	R*-*	R*-*	RB-*	RW-*	RT-0	R*-*

R = Unrestricted Read Access, W = Unrestricted Write Access, T = Timed-access Write Only, B = Modifiable only via Bootstrap Loader, n = Value after Reset, \* = Special: see description

#### MCON.7-4

Partition Address

#### PA3-0

Selects the starting address of data memory on the bytewide bus. Program space lies between address 0000h and the partition address. Writes to these bits are only allowed when PAA = 1. Timed access is not required to write to PA3-0 once PAA = 1.These bits are set to 1111b on a no- $V_{LI}$  reset or when the security lock bit is cleared by hardware or the bootstrap loader. They are unchanged by all other resets. These bits are also reset to 1111b when software attempts to modify them to 0000b when SL = 1 (illegal condition).

PA3	PA2	PA1	PA0	PARTITION ADDRESS
0	0	0	0	0000h (Invalid when $SL = 1$ )
0	0	0	1	0800h
0	0	1	0	1000h
0	0	1	1	1800h
0	1	0	0	2000h
0	1	0	1	2800h
0	1	1	0	3000h
0	1	1	1	3800h
1	0	0	0	4000h
1	0	0	1	4800h
1	0	1	0	5000h
1	0	1	1	5800h
1	1	0	0	6000h
1	1	0	1	6800h
1	1	1	0	7000h*
1	1	1	1	8000h*

	*A 4kB increment (not 2kB) takes place between PA3–0 values 1110b and 1111b.
MCON.3 Range Address	<b>RA32/8</b> Set the maximum usable address on the bytewide bus. RA32/8 = 0 sets range address = 1FFFH (8kB) RA32/8 = 1 sets range address = 7FFFH (32kB) Set to 1 during a no-V <sub>LI</sub> reset and when the security lock bit is cleared by hardware or the bootstrap loader. Remains unchanged on all other types of resets.
MCON.2 Enable Chip Enable 2	<b>ECE2</b> Used to enable or disable the $\overline{CE2}$ signal for the bytewide bus data memory. When ECE2 = 0, all MOVX instructions activate the $\overline{CE1}$ signal. When ECE2 = 1, all MOVX instructions activate the $\overline{CE2}$ signal. This bit should always be cleared to 0 in the DS5000, DS5000-32, DS2250-8, and DS2250-32 versions.
MCON.1 Partition Address Access	<b>PAA</b> Used to protect the programming of the partition address select bits. PA3–0 cannot be written when PAA = 0. PAA can be written only via the timed-access register.
MCON.0 Security Lock	<b>SL</b> Indicates that the security lock is set when $SL = 1$ . Can only be modified by the lock and unlock commands of the bootstrap loader. This bit cannot be modified by the application software or by the bootstrap loader write command.

# DS5001/DS5002 MCON Register MCON, 0C6H

D7	D6	D5	D4	D3	D2	D1	D0
PA3	PA2	PA1	PA0	RG1	PES	PM	SL
RT*-*	RT*-*	RT*-*	RT*-*	RB-*	RW-0	R*-*	R*-*
R = Unrestricted R Value after Reset,	ead Access, W = 0 * = Special: see de	Unrestricted Write escription	Access, T = Timec	I-access Write Onl	y, B = Modifiable o	nly via Bootstrap L	.oader, n =
MCON.7-4		PA3-0					
Partition Addre	ess Bits	When $PM = 0$ , this address specifies the boundary between program and da memory in a continuous space. These bits are timed-access protected. Cannot I written by the application software if set to 0000b by the serial loader. If a 0000 is written via the serial loader and the security lock is set, the partition become 1111b. The same occurs if write access is available and application software write a 0000b. In addition, these bits are set to 1111b if security lock is cleared. The bits are set to 1111b on a no-V <sub>LI</sub> reset or if the security lock is cleared. They a unaffected by any other reset.					
MCON.3 Range Bit 1		RG1 One of two RPCTL reg lock and is loader.	bits that deter ister. This bit unaffected by	mine the range is set to 1 on a any other reset	e of program sj n no-V <sub>LI</sub> reset o . It can only be	pace. RG0 is lo or a clearing of modified via t	ocated in the the security he bootstrap
MCON.2 Peripheral Ena	ble Select	<b>PES</b> When this memory m instructions	bit is set, the happed in 16 on the bytewio	data space is kB blocks, an de bus.	controlled by nd are access	PE1–PE4. Per ed by encryp	ripherals are ted MOVX
MCON.1 Partition Mode	•	PM When PM = one of four unaffected	= 0, a partitiona fixed allocation by any other re	able, continuou ons is used. Th set. It can only	is memory map his bit is set to be modified vi	is invoked. W 1 on a no-V <sub>LI</sub> ia the bootstrap	hen PM = 1, reset and is loader.
MCON.0 Security Lock		<b>SL</b> Indicates th on reset. TI bootstrap lo bootstrap lo	at the security his bit can only bader. This bit o bader write com	lock is set whe y be modified cannot be mod imand.	on $SL = 1$ . Clear by the lock an ified by the app	red to 0 on a no d unlock comr plication softw	$0-V_{LI}$ power- nands of the are or by the

# Program Status Word Register PSW, 0D0H

D7	D6	D5	D4	- D3	D2	D1	D0	
С	AC	F0	RS	1 RS0	OV		Р	
RW-0	RW-0	RW-0	RW	-0 RW-0	RW-0		R-0	
R = Unrestricted F	Read Access, W =	Unrestricted Wr	ite Access, T	= Timed-access Write	Only, n = Value after I	Reset, * = Special:	see description	
PSW.7		С						
Carry		Set when (during su	the previous ubtraction)	us operation resul Otherwise cleared	ted in a carry (du d.	uring addition)	or a borrow	
PSW.6		AC						
Auxiliary-Car	ry	Set when (during s	the previous ubtraction)	us operation resul from the low-orde	ted in a carry (due nibble. Otherwi	uring addition) se cleared.	or a borrow	
PSW.5		FO						
User Flag 0		General-p	purpose fla	g bit that can be se	t or cleared as ne	eded.		
PSW.4-3R1–R0Register Bank SelectUsed to select assigned as R0- selection is as for				B-byte bank of reg in subsequent ins vs:	gisters within the structions. The 8-	e data register byte bank star	space to be ting address	
		<b>R1</b>	R0	DATA REGISTE	ER ADDRESS (F	<b>RO</b> )		
		0	0	C	OOh			
		0	1	C	)8h			
		1	0	1	Oh			
		1	1	1	8h			
<b>PSW.2</b> Overflow		<b>OV</b> Set when a carry was generated into the high-order bit, but not a carry out of the high-order bit as a result of the previous operation, and vice versa. OV is normally used in 2's complement arithmetic.						
PSW.0		Р						
Parity		Set if the modulo-2 sum of the eight bits of the accumulator is 1 (odd parity); cleared on even parity.						

# DS5001/DS5002 RPC Control Register RPCTL, 0D8H

D7	D6	D5	D4	D3	D2	D1	D0			
RNR		EXBS	AE	IBI	DMA	RPCON	RG0			
R-0		RW-0	RT-0	R*W*-0	RW*-0	RW-0	RB-*			
R = Unrestricted R Value after Reset,	R = Unrestricted Read Access, W = Unrestricted Write Access, T = Timed-access Write Only, B = Modifiable only via Bootstrap Loader, n = Value after Reset, * = Special: see description									
RPCTL.7		RNR When inter available fr (RNR;0CFh approximate initiates the 160µs after	<b>RNR</b> When internal hardware sets this read-only bit to 1, a new random number is available from the random number generator register of the DS5001/DS5002 (RNR;0CFh). This bit is cleared when the random number is read, and approximately 160ms are required to generated the next number. Because a reset initiates the generation of a new random number, this bit will be set approximately 160µs after a reset.							
RPCTL.5		<b>EXBS</b> When this b bus (Ports ) bus. This bi	<b>EXBS</b> When this bit is set, all data memory (MOVX) accesses are routed to the expanded bus (Ports 0 and 2). When cleared, MOVX accesses are touted to the bytewide bus. This bit cannot be modified via the bootstrap loader.							
RPCTL.4		AE Access ena bootstrap lo configuratio the prior m bootstrap lo	<b>AE</b> Access enable is used when a software reload is desired without using th bootstrap loader. When set, the device is temporarily configured in a partitionabl configuration with the partition at 4kB. This occurs even if $PM = 1$ . When cleared the prior memory configuration is resumed. This bit cannot be modified via th bootstrap loader.							
RPCTL.3		<b>IBI</b> When this b is converted the RPCON cleared. Thi	<b>IBI</b> When this bit is set, the timer 1 interrupt is disabled and the interrupt vector (1B is converted to function as the RPC mode interrupt. This bit can be set only whe the RPCON bit is set. This bit is cleared on all resets and when the RPCON bit cleared. This bit cannot be modified via the bootstrap loader.							
RPCTL.2		<b>DMA</b> This bit is s set when R cleared. Thi	<b>DMA</b> This bit is set to enable DMA transfers when RPC mode is invoked. It can only be set when RPCON = 1. This bit is cleared on all resets and when the RPC cleared. This bit cannot be modified via the bootstrap loader.							
RPCTL.1		<b>RPCON</b> Enable the port 2 beco loader.	<b>RPCON</b> Enable the RPC 8042 I/O protocol. When set, port 0 becomes the data bus, and port 2 becomes the control signals. This bit cannot be modified via the bootstrap loader.							
RPCTL.0		<b>RG0</b> This is one Its usage is lock and un	<b>RG0</b> This is one of two range bits that determine the size of the program memory space. Its usage is shown above. It is cleared on a no- $V_{LI}$ reset or clearing of the security lock and unaffected by any other reset.							

# DS5001/DS5002 RPC Status Register RPS, 0DAH

D7	D6	D5	D4	D3	D2	D1	D0
ST7	ST6	ST5	ST4	IA0	F0	IBF	OBF
*	*	*	*	*	*	*	*
R = Unrestricted R	ead Access, W = L	Jnrestricted Write A	Access, T = Timed	-access Write Only	y, n = Value after F	Reset, * = Special: s	see description
RPS.7–4		General-pur read by the DS5001/DS DS5001/DS	pose status bit external host. 7 5002 and host 5002 when RP	ts that can be v These bits are c CPU when RP C mode is invo	written by the released when R C mode is inverse oked.	nicrocontroller PCON = 0. Car oked. Can be w	and can be n be read by ritten by the
RPS.3		IA0 Stores the v write occur RPCON = 0 invoked. Au written othe	alue of the ext s (as determi ). Can be read atomatically w rwise.	ernal system A ned by the II by DS5001/D vritten when a	A0 for the last l BF flag). The S5002 and hos valid DBBIN	DBBIN write w se bits are cle t CPU when R Write occurs.	when a valid eared when PC mode is Cannot be
RPS.2		<b>F0</b> General-pur host. These and host CP when RPC r	pose flag writ bits are cleare U when RPC 1 node is invoke	tten by the DS d when RPCC node is invoke d.	S5001/DS5002 DN = 0. Can be d. Can be writt	and read by the read by the DS50 en by the DS50	the external )01/DS5002 )01/DS5002
<b>RPS.1</b> Input Buffer-F	ull Flag	<b>IBF</b> Input buffer part of the F a read of th and host C application s	-full flag is au PC communic e DBBIN by PU when RP software.	tomatically set cation. The bit the DS5001/D C mode is in	following a w is cleared when S5002. Can be voked. This b	rite by the extent n RPCON = 0 of read by DS50 it cannot be r	ernal host as or following 001/DS5002 nodified by
<b>RPS.0</b> Output Buffer-	Full Flag	<b>OBF</b> Output buff the DS5001 RPCON = 0 cannot be m	er-full Flag is /DS5002 as pa ) or following odified by app	automatically art of the RPC a read of the lication softwa	set following a communicatio DBBOUT by rre.	write of the D n. The bit is cl the external ho	BBOUT by eared when ost. This bit

## 4.9 Instruction Set

The secure microcontroller executes an instruction set that is object-code compatible with the industry standard 8051 microcontroller. As a result, software tools written for the 8051 are compatible with the secure microcontroller, including cross-assemblers, compilers, and debugging tools.

There are 42 instruction types recognized by the secure microcontroller. When the instruction uses both source and destination operands, they are specified in the order of "destination, source."

## 4.10 Addressing Modes

There are eight addressing modes. Five of these are used to address operands. The other three are used in instructions that transfer execution of the program to another address (e.g., branch, jump, call). The modes that address source operands include register addressing, direct addressing, register-indirect addressing, immediate addressing, and register-indirect with displacement. The first three can also be used to address a destination operand. Most instructions use operands that are located in the internal data registers.

The addressing modes used for the control transfer instructions include relative addressing, page addressing, and extended addressing. The operation of these addressing modes is summarized in the following paragraphs. An example follows.

### Register Addressing

Register addressing is used on operands contained in one of the eight registers (R7–R0) of the currently selected working register bank. A register bank is selected via a 2-bit field in the PSW SFR. The working registers can also be accessed through either direct addressing or register-indirect addressing. This is because the working registers are mapped into the lower 32 bytes of internal data RAM, as previously discussed.

ADD A, R4 ; Add Accumulator to Working register R4

### Direct Addressing

Direct addressing is the only mode available for use on operands within the SFRs. Byte addressing can also be used to access the 128 internal data registers.

MOV 072H, 074H ; Load direct reg. (072H) with direct reg. (074H)

Bit direct addressing is available on 128 bits located in the internal data registers in the byte addresses of 20H–2FH inclusive. Direct bit addressing is also available in SFRs located at addresses on 8-byte boundaries starting at 80H (i.e., 80H, 88H, 90H, 98H, ...0F0H, 0F8H).

SETB 00H ; Set addressable bit 00H (D0 in Internal Data Reg. 20H)

### **Register-Indirect Addressing**

Some instructions use register-indirect addressing for accessing operands in other internal data registers. Use the contents of working register R1 or R0 as a pointer to other internal data registers.

ANL A, @R0 ; Logical AND of Accumulator with Internal Data ; register pointed to by contents of R0 In addition, this addressing is used via the stack pointer register (SP) for manipulation of the stack. The stack area is contained in the internal data register area. The PUSH and POP instructions are the only ones that use SP for this addressing mode.

PUSH PO ; Save the contents of the Port O SFR latch on the stack

The R0, R1, and the DPTR registers are used with register-indirect addressing for accessing data memory. R1 or R0 in the selected working register bank can be used for accessing location within a 256-byte block, pointed to by the current contents of the P2 SFR latch (address high byte).

MOVX A, @R1 ; Load the Accumulator with the contents of Data Memory ; addressed by the 8-bit contents of R1

The 16-bit DPTR register can be used to access any data memory location within the 64kB space.

MOVX @DPTR,A ; Load the Data Memory location pointed to by the ; contents of the DPTR with the Accumulator contents.

#### Immediate Addressing

Immediate addressing is used to access constants for use as operands that are contained in the current instruction in program memory.

ORL A, #040H ; Logical OR of the Accumulator with the constant 040H

#### **Register-Indirect with Displacement**

Register-indirect with displacement addressing is used to access data in look-up tables in program memory space. The location accessed is pointed to by the contents of either the DPTR or the PC registers, which are used as a base register added together with the contents of the accumulator (A), which is used as an index register.

MOVC A, @DPTR+A ; Load Accumulator with the contents of the ; Program Memory location pointed to by DPTR ; plus the value contained in the Accumulator

#### **Relative Addressing**

Relative addressing is used in the determination of a destination address for the conditional branch instructions. Each of these instructions includes an 8-bit byte that contains a 2's complement address offset (-127 to +128), which is added to the PC to determine which destination address it is branched to when the tested condition is found to be true. The PC points to the program memory location immediately after the branch instruction when the offset is added. If the condition is found to be not true, then program execution continues from the address of the following instruction.

JZ -20 ; Branch to the location (PC+2) -20 if the ; contents of the Accumulator = 0

#### Page Addressing

Page addressing is used by the control transfer instructions to specify a destination address within the 2kB block in which the next contiguous instruction resides. The full 16-bit address is calculated by taking the

highest order 5 bits for the next contiguous instruction (PC + 2) and concatenating them with the lowest order 11-bit field contained in the current instruction. The 11-bit field provides an efficient instruction encoding of a destination address for these instructions.

ACALL 100H ; Call to the subroutine at address ; 0100H + current page address

If the instruction were located at 0830h, the destination address would be 800H + 100H or 900H.

#### **Extended Addressing**

Extended addressing is used in the control transfer instructions to specify a 16-bit destination address within the entire 64kB addressable range of the secure microcontroller.

LJMP OFF80H ; Jump to address OFF80H

## 4.11 Program Status Flags

The PSW register contains the program status flags. Instructions that affect the states of the flags are summarized in <u>Table 4-A</u>.

INSTRUCTION	FLAGS			INSTRUCTION	FLAGS		
INSTRUCTION	С	OV	AC	INSTRUCTION	С	OV	AC
ADD	+	±	±	CLR C	0		
ADDC	+	±	±	CPL C	±		
SUBB	+	<u>±</u>	Ŧ	ANL C, bit	±		
MUL	0	±		ANL C, $\overline{bit}$	±		
DIV	0	±		ORL C, bit	±		
DA	+1			ORL C, $\overline{bit}$	±		
RRC	±			MOV C, bit	±		
RLC	±			CJNE	±		
SETB C	1						

Table 4-A. Instructions That Affect Program Status Flag

0 = Cleared to 0

1 = Set to a 1

 $\pm$  = Modified according to the result of the operation.

## 5. MEMORY INTERCONNECT

The secure microcontrollers are composed of microprocessors and modules. This section illustrates the memory interconnect for the various chips and shows block diagrams of selected modules. The soft microprocessor chips are 80-pin QFP packages that connect to a low-power CMOS SRAM. When using a chip, the user must connect the bytewide bus to the RAM as shown in this section. In module form, the bus is connected inside the package.

Preferred RAMs are those with the lowest possible data retention currents for the chosen memory configuration. Note that data retention lifetime increases as RAM data retention current decreases and battery size/capacity increases. The laws of physics decree that data retention currents can vary greatly with temperature; be sure to select a device that meets the required data retention current over the expected temperature range of the application. This is covered in detail in Section <u>6</u>. In general, system designers should carefully scrutinize the SRAM data sheet to ensure the memory device meets the specifications.

In the case of the DS5000FP, the microprocessor can connect to either one or two SRAMs. They can be 8kB or 32kB, though the case of two 8kB RAMs could be prohibitively expensive. Figure 5-1 illustrates the memory connection of a DS5000FP connected to one 32kB x 8.  $\overline{CE1}$  provides the chip select, and  $R/\overline{W}$  supplies the  $\overline{WE}$  signal. A second RAM could be added by simply using  $\overline{CE2}$  as the chip enable with a common connection for the other signals.

In the case of DS5000-based modules including DS5000(T) and DS2250T, the SRAM is connected as described above. Connections running between the microprocessor and RAM are not available at the pins. The DS2250-64 has a second SRAM on  $\overline{CE2}$ . The when present, the real-time clock is connected to  $\overline{CE2}$ . Figure 5-2 shows the module configuration with 32kB RAM and an RTC. This is identical for DS2250 or DS5000 modules, which differ only in form factor.



## Figure 5-1. Memory Interconnect of the DS5000FP



## Figure 5-2. DS5000 Series Module Block Diagram

The DS5001FP/DS5002FP has several memory options. It can be connected to between one 8kB SRAM and four 32kB SRAMs. It also supports one 128kB SRAM. In most cases the DS5001FP is used for its greater memory access so it is not used with 8kB RAMs. In the partitionable mode (Section 4), the device can be connected to one or two SRAMs. Figure 5-3 illustrates the connection of two 32kB x 8 SRAMs. Each RAM has its own chip enable, with a common  $\overline{WE}$  generated by the DS5001FP R/ $\overline{W}$  signal. When using the DS5001FP/DS5002FP with only one RAM, the second chip enable simply remains unconnected. This solution provides 64kB of memory the user can partition into program and data segments. The partition setting has no affect on the interconnect. Using the partition, the microcontroller determines which memory blocks are program and write protects the appropriate addresses.

In the nonpartitionable case, the DS5001FP/DS5002FP can be connected to three or four 32kB x 8 SRAMs. Figure 5-4 shows the four RAM case. Each RAM has its own chip enable. To use three RAMs, omit the unused chip enable ( $\overline{\text{CE2}}$  or 4) as described in Section 4. This hardware configuration is similar to the partitionable mode previously discussed. While this provides all 128kB of memory, it requires more space and cost than the version shown in Figure 5-5. This uses the 128kB SRAM, which contains all program and data memory. Note the MSEL signal is connected to ground to initiate this mode. The user must still configure the PM bit and range during program loading.



# Figure 5-3. Memory Interconnect of the Partitionable DS5001/DS5002



# Figure 5-4. Memory Interconnect of the Nonpartitionable DS5001FP, DS5002FP



## Figure 5-5. Memory Interconnect Using the 128kB SRAM

In the 128kB x 8 configuration, the microprocessor converts the  $\overline{CE3}$  into A15 and  $\overline{CE2}$  into A16. Grounding the MSEL pin causes this configuration. The physical location of program memory is between addresses 0000h to FFFFh. Data memory is located between 10000h and 1FFFFh. These physical locations are transparent to the user. From a software perspective, both program and data are located between 0000 and FFFFh. When the MSEL pin is grounded, the device cannot be partitioned. The MSL bit accessed through the bootstrap loader is used to select access to the 64kB data or 64kB program segment via the loader in the 128kB x 8 configuration.

The DS2251T 128kB micro stik uses a DS5001FP. The DS2252T secure micro stik is based on the DS5002FP. The DS5002FP device provides additional memory security features. The modules are available in 32kB, 64kB, and 128kB versions. Figure 5-6 is a block diagram of the DS2251T with 128kB of NV RAM. This part can also be built with 32kB or 64kB. In this case, the 128kB RAM is replaced with one or two 32kB RAMs. Figure 5-7 shows a DS2252T with 32kB of RAM. This part is also available in 64kB or 128kB versions. The 64kB version uses two RAMs. The 128kB version uses the single 128kB SRAM. This is entirely transparent to the user and is provided for completeness.



# Figure 5-6. DS2251T-128 Block Diagram



# Figure 5-7. DS2252T-32 Block Diagram

# 6. LITHIUM/BATTERY BACKUP

Soft microcontroller devices are battery backed for data retention in the absence of  $V_{CC}$ . The state of the microcontroller in the soft microcontroller is also maintained, unlike a conventional processor system using an external NV RAM. This section discusses the battery-backup feature, covering system design, battery attach procedure, I/O pin restrictions, lifetime calculations, and battery/RAM size tradeoffs. Some information is unnecessary to module users but it provides background information for proper handling and system design. Each section highlights both chip and module considerations when there are differences.

When properly used, secure microcontrollers provide better than 10 years of data retention in the absence of power at room temperature. Elevated temperatures can cause increased normal data retention current to be drawn by a RAM. Data retention current is only a concern when the device is in battery-backed mode as no current is drawn from the battery while +5V is applied to the device. Therefore, data retention must be viewed in the context of the power supply duty cycle. For example, if a system is rated for 10 years of data retention, but will have power applied for 12 hours per day, the expected lifetime is greater than 20 years, or the lifetime of the battery, whichever is less.

# 6.1 Data Retention

The secure microcontroller family provides nonvolatile storage in ordinary SRAM. It accomplishes this by battery backing the memory in the absence of power. When power ( $V_{CC}$ ) begins to fail, the processor generates an internal power-fail reset condition as discussed in the next section. At this time, SRAM chip enables are taken to a logic high inactive state. Also, I/O port pins also go to a logic high state. If power continues to fall and crosses below the battery threshold, the microprocessor enters the data retention state, and the microcontroller's power-supply output to the SRAM ( $V_{CCO}$ ) is switched from  $V_{CC}$  to the battery. Battery-backed chip enables are maintained at a logic high state, but nonbacked chip enables and I/O port pins follow  $V_{CC}$  down. Maintaining chip enables at an inactive level and lowering the power supply to approximately +3V causes the NV RAM to enter a data retention state. Thus the combination retains data for a long period as the circuits draw a very small current from the battery. Maxim soft/secure microcontroller modules easily exceed 10 years of data retention, and solutions can be designed using discrete Maxim soft/secure microcontroller chips, SRAMs and batteries to achieve a much greater lifetime as required by the user's application.

# **Battery-Backed Circuits**

The secure microcontroller is completely battery-backed, meaning that both internal configuration and data are preserved when power is removed. In order to achieve this ultra-low power state, special logic in the microprocessor places all internal nodes in a predictable (low power) state. This occurs during system power-down while  $V_{CC}$  is falling below the reset voltage threshold but is still above the battery voltage ( $V_{LI}$ ). To allow time for the internal battery control circuitry to switch from  $V_{CC}$  to battery power, the power supply must allow at least 40 µs (130 µs for DS5001/DS5002) between the  $V_{CCMIN}$  and  $V_{LI}$ . Failure to meet this condition may result in an incomplete transition to battery-backed mode, resulting in a substantial increase in microprocessor backup current (in excess of the data sheet specification) and/or program/data corruption. Fortunately, a modest amount of system capacitance is enough to prevent fast slewing. The actual value will depend on the total system loading. This slew rate must be met for either a chip or module solution. Figure 6-1 illustrates the power supply conditions that should be met.

## Figure 6-1. Power-Supply Slew Rate



Each time  $V_{CC}$  is restored, the battery-backed functions remain in their previous state. The exception is when the device performs a no- $V_{LI}$  reset. This special reset event is a one-time, user-initiated action that forces selected SFR bits to special states. The no- $V_{LI}$  reset is documented in Section <u>10</u>, *Reset Conditions*. A module user [DS5000(T), DS2250(T), DS2252(T)] never experiences a no- $V_{LI}$  reset because it occurs only once as a part of the factory assembly process.

## **Battery-Attach Procedure**

This section applies to microprocessor chips only, not modules. When a microprocessor is received from the factory, all nonvolatile functions are absent since there is no backup source connected to the chip. As mentioned above, the microprocessor must place circuits in a low-power state to prepare for battery backup. If a battery were attached to an uninitialized chip, the backup current would be unpredictable. For this reason, the following battery-attach procedure must be followed.

- 1) Apply  $V_{CC}$  to the microprocessor.
- 2) Attach the battery to the  $V_{LI}$  input.
- 3) Configure and program the device as normal. (Optional at this time.)
- 4) Power-down the microprocessor (remove V<sub>CC</sub>) using the guidelines discussed above while leaving the battery attached.

It is imperative that the battery-attach procedure be followed correctly. Connecting the battery without performing the battery-attach procedure can result in a high-drain on the battery until  $V_{CC}$  is first applied, significantly reducing battery life. Note that the battery-attach procedure does not automatically initiate a no- $V_{LI}$  reset, and battery-backed bits are undefined until initialized by the bootstrap loader, user-software, or a no- $V_{LI}$  reset. Following a battery-attach procedure, the first command sent to the bootstrap loader must be the Unlock command to initialize the state of the security lock bit.

## **Important Application Note**

Maxim recommends a direct connection between the battery and the  $V_{LI}$  pin of the microprocessor. The inclusion of diodes or resistors in series with the  $V_{LI}$  pin of the microprocessor is not necessary and may result in a loss of memory integrity under certain circumstances.

In most applications it is not necessary to add decoupling capacitors to the  $V_{CCO}$  line if a small number of memory devices will be attached to the pin. If decoupling capacitors are required, the must have a high

ESR rating over the intended operating temperature range to ensure against leakage that may shorten battery life.

## Battery Lifetime

The calculations of data retention lifetime are helpful for chip or module users. They can serve as design and system reliability guidelines. All microcontroller modules are rated for better than 10 years of data retention in the absence of  $V_{CC}$  at +25°C. Following these guidelines, similar performance can be achieved using chips. It is also not difficult to achieve better than 10 years depending on the user's actual environment and design goals.

The system lifetime can be determined from three parameters: data retention current, battery capacity, and battery self-discharge. Lithium cells have extremely good self-discharge performance, and manufacturer's data and Maxim characterization has determined that the self-discharge of a coin cell lithium battery is less than 0.5% per year at +25°C. Consequently, even after 15 years of shelf life, the lithium cell would have 90% of its capacity remaining. Therefore when using a lithium coin cell, the self-discharge mechanism is not a consideration for rating equipment life.

Data retention current is a combination of RAM, microprocessor, RTC, and other battery-backed circuits, if any. In a Maxim module, these are screened for combination with the appropriate battery. When designing with discrete soft/secure microprocessors, the user must balance the size/cost of a larger lithium cell with the data retention current/cost of SRAMs.

When designing a chip-based system and selecting the appropriate SRAM, the most important specification is data retention current. This is not the same as standby current. Data retention current should be specified with  $\overline{CE} = V_{IH}$  and  $V_{CC} = 3V$ . This specification is usually available at +25°C, and possibly for other temperatures. The lifetime calculations are illustrated below. The formula for data retention life in years is as follows:

Battery capacity in amp hours

(Data retention current in amps)\*(number of hours in a day)\*(number of days in a year)

As an example, a microprocessor rated for 75nA, SRAM for 500nA, RTC for 400nA for a total of 950nA of current consumption in battery-backed mode. A Panasonic CR1632 lithium cell is selected, which has a capacity of 120mAh.

 $\frac{120 \text{ x } 10^{-3}}{(75+500+400) \text{ x } 10^{-9} \text{ x } 24 \text{ x } 365)} = \frac{120 \text{ x } 10^{-3}}{8.54 \text{ x } 10^{-3}} = 14 \text{ years}$ 

Thus, a system with less than  $1\mu$ A of data retention current and a CR1632 lithium cell achieves well over 10 years of data retention in the absence of V<sub>CC</sub>. Referring to the recommended RAM chart in the previous section, the user finds a variety of RAMs that allow this at room temperature. It makes no difference if the system operates at +70°C, as long as data retention is at +25°C. If storage is at elevated temperature, than the data retention current should be derated accordingly. If the manufacturer does not specify data retention current over temperature, a conservative number is a 70% increase per +10°C. Thus, if a RAM in data retention mode draws 1µA at +25°C, it draws approximately 1.7µA at +35°C. A second example illustrates the case of elevated temperature storage.

In this example, the system is constructed using a DS5001FP chip with a Sony CXK581000P-LL 128kB x 8kB SRAM. The system is stored at +40°C. The data retention current of this RAM is  $2.4\mu$ A at +40°C. The DS5001FP data retention current actually drops as temperature increases, so the maximum of 75nA

is conservative. This gives a total data retention current of 2475nA. In this system, a Rayovac BR2325 with a capacity of 180mAh is used.

 $\frac{180 \text{ x } 10^{-3}}{(2400 + 75) \text{ x } 10^{-9} \text{ x } 24 \text{ x } 365)} = \frac{180 \text{ x } 10^{-3}}{21.68 \text{ x } 10^{-3}} = 8.3 \text{ years}$ 

Note that these ratings are for continuous data retention so  $V_{CC}$  is assumed absent for the entire period. The lifetime will increase based on the ratio of time when  $V_{CC}$  is applied vs. data retention time.

## **Using Lithium Cells**

In the vast majority of soft/secure microcontroller applications, lithium cells are the preferred battery. Their voltage varies only slightly over its useful life; a CR chemistry begins life at +3.3V and drops to +2.9V near the end of life. Although some users choose to incorporate battery clips so that lithium cells can be replaced, this is not recommended since such clips are susceptible to shock and vibration and could result in a corruption of program or data memory. Therefore, soldered battery tabs are recommended. If a user elects to use a battery clip with a capacitor (to support momentary disconnect), the leakage of the capacitor should be considered in the lifetime calculations.

## Freshness Seal

The secure microcontroller family is designed to maximize the lifetime of the backup battery. These devices incorporate a solid-state freshness seal that electrically isolates the battery from any loading when systems do not require data retention, such as a completely assembled but unprogrammed system stored in inventory. Since data retention is not required, there is no need to draw any current from the battery. Thus even in the absence of power, the SRAM and RTC leakage currents are not drawn from the battery while the freshness seal is applied.

This feature is available to module users of the DS5000 series [DS5000(T), DS2250T] and all users of the DS5001/2 series [DS5001FP, DS5002FP, DS2251T, DS2252T]. All secure microcontroller are shipped with the freshness seal applied. In the case of a DS5001/DS5002 series device, the freshness seal can be reapplied via the bootstrap loader at any time. To invoke the freshness seal on a DS5001, DS5002 series device, the "N" command should be issued to the bootstrap loader.

To clear the freshness seal, simply apply  $V_{CC}$ . On a DS5000 series device, the user cannot restore the freshness seal. Therefore, if freshness seal is desired for storage, the part should not be powered up when received or installed.

## **Important Application Note**

The pins on a secure microcontroller chip or module are generally as resilient as other CMOS circuits. They have no unusual susceptibility to electrostatic discharge (ESD) or other electrical transients. However, no pin on a soft microcontroller chip or module should ever be taken to a voltage below ground. Negative voltages on any pin can activate internal parasitic diodes that draw current directly from the battery. If a device pin is connected to the "outside world" where it can be handled or come in contact with electrical noise, protection should be added to prevent the device pin from going below -0.3V. It is also common for power supplies to give a small undershoot on power up, which should be prevented. *Application Note 93: Design Guidelines for Microcontrollers Incorporating NV RAM* discusses how to protect devices against these conditions.

# 7. POWER MANAGEMENT

All secure microcontrollers are implemented using CMOS circuitry for low power consumption. Two software-initiated modes are available for further power saving at times when processing is not required and  $V_{CC}$  is at normal operating voltage. These are the idle and stop modes. The additional third mode is the data retention or zero-power state, which is made possible by the on-chip circuitry. The control and status bits that apply to these operating modes are contained in the PCON register and are summarized in *Control/Status Bits for Power Control*. In addition, <u>Table 7-A</u> summarizes the state of external pins in each of these modes.

# 7.1 Idle Mode

Idle mode suspends activity of the CPU but allows the timer/counters, I/O pins, and serial port to continue their operation. This greatly reduces the number of switching nodes and thereby dramatically reduces the total power consumption of the device. Idle mode is useful for applications in which lower power consumption is desired with fast response to external interrupts but no other processing.

Software invokes idle mode by setting the IDL bit (PCON.0) to a logic 1. The instruction that sets this bit is the last instruction executed before idle mode operation begins. Once in idle mode, the microprocessor preserves the entire CPU status including the stack pointer, program counter, program status word, accumulator, and RAM. There are two ways to terminate the idle mode. The first is from an interrupt that has been previously enabled prior to entering idle mode. This will clear the IDL bit and cause the CPU to enter the interrupt service routine as normal. When the RETI instruction is executed, the next instruction that is executed is the one that immediately follows the instruction that set the IDL bit.

The second method of terminating the idle mode is by a reset. At this time the IDL bit is cleared and the CPU is placed in the reset state. Since the clock oscillator continues to run in the idle mode, an oscillator startup delay (referred to as  $t_{POR}$  in the *AC Electrical Specifications* in the data sheet) is not generated following the reset. Two machine cycles are required to complete the reset operation (24 oscillator periods). It should be noted that the watchdog timer continues to run during idle and that a reset from the on-chip watchdog timer terminates idle mode.

# **Control/Status Bits for Power Control**

<b>PCON.6</b> Power-On Reset	<b>POR</b> Indicates that the previous reset was initiated during a power-on sequence.
Initialization: Read Access: Write Access:	Cleared to 0 by a power-on reset. Remains at 0 until set to a 1 by software. Can be read normally at any time. Can be written only by using the timed-access register.
PCON.5	PFW
Power-Fail Warning	Indicates that a potential power-failure is in progress. Set to 1 when $V_{CC}$ voltage is below the V PFW threshold. Cleared to a 0 immediately following a read of the PCON register. Once set, it remains set until read regardless of $V_{CC}$
Initialization:	Cleared to a 0 during a power-on reset.
Read Access:	Can be read normally at any time.
Write Access:	Cannot be written.
PCON.3	EPFW
Enable Power-Fail Interrupt	Used to enable or disable the power-fail interrupt. When EPFW is set to 1, it is enabled; it is disabled when EPFW is cleared to a 0.
Initialization:	Cleared to a 0 on any type of reset.
Read Access:	Can be read normally anytime.
Write Access:	Can be written normally anytime.
PCON.1:	STOP
Stop	Used to invoke the Stop mode. When set to a 1, program execution will terminate immediately and Stop mode operation will commence. Cleared to a 0 when program execution resumes following a hardware reset.
Initialization:	Clear to a 0 on any type of reset.
Read Access:	Can be read anytime.
Write Access:	Can be written only by using the timed-access register.
PCON.0:	IDL
Idle	Used to invoke to idle mode. When set at 1, program execution is halted and resumes when the idle bit is cleared to 0, following an interrupt or a hardware reset.
Initialization:	Cleared to 0 on any type of reset or interrupt.
Read Access:	Can be read normally anytime.
Write Access:	Can be written normally anytime.

MODE	PROGRAM MEMORY	ALE	PSEN	PO	P1	P2	Р3
Idle	Bytewide	1	1	Port Data	Port Data	Port Data	Port Data
Idle	Expanded	1	1	High-Z	Port Data	Address	Port Data
Stop	Bytewide	1	0	Port Data	Port Data	Port Data	Port Data
Stop	Expanded	1	0	High-Z	Port Data	Port Data	Port Data

# Table 7-A. Pin States in Idle/Stop Modes

# 7.2 Stop Mode

Stop mode is initiated by setting the STOP bit (PCON.1). The operation of the oscillator is halted in stop mode so that no internal clocking signals are produced for either the CPU or the I/O circuitry. An external reset via the RST pin is the only means of exiting this mode without powering down ( $V_{CC}$  taken below  $V_{CCMIN}$ ) and then backing up to produce a power-on reset. The STOP bit can only be set by using the timed-access software procedure described in Section 8. Since the oscillator is disabled in this mode, the watchdog timer also ceases operation. When the external reset signal is issued to terminate the Stop mode, a 21,504-clock delay is generated to allow the clock oscillator to start up and its frequency to stabilize as is done for a power-on reset as described in Section 10. The original contents of those SFRs that are initialized by a reset are lost.

# 7.3 Voltage Monitoring Circuitry

The on-chip voltage monitoring circuitry automatically places the microprocessor in its data retention state when  $V_{CC} < V_{CCMIN}$ . It ensures that the proper internal control signals are generated and that power from the battery is applied at the proper times so that the program/data RAM, data in the scratchpad registers, and certain SFRs remain unchanged when  $V_{CC}$  is cycled on and off. In addition, an interrupt is available for signaling the processor of an impending power-fail condition so that the operational state of the processor can be saved just prior to entering the data retention.

The voltage-monitoring circuitry recognizes three voltage thresholds below nominal operating voltage. These thresholds are identified as  $V_{PFW}$  (power-fail warning voltage),  $V_{CCMIN}$  (minimum operating voltage), and  $V_{LI}$  (lithium supply) voltage. These thresholds are used to initiate required actions within the microprocessor during situations when  $V_{CC}$  power is cycled on and off. The timing diagram shown in Figure 7-1 illustrates key internal activities during power cycling.

# 7.4 Power-Fail Interrupt

When  $V_{CC} > V_{CCMIN}$ , program execution proceeds as normal. If  $V_{CC}$  should decay from its nominal operating voltage and drop to a level below the  $V_{PFW}$  threshold, the PFW status flag (PCON.5) is set. In addition, a power-fail warning interrupt is generated if it has been enabled via the EPFW control bit (PCON.3). The purpose of these indicators is to warn the processor of a potential power failure.

The  $V_{PFW}$  threshold is above the specified minimum value for  $V_{CC}$  ( $V_{CCMIN}$ ) for full processor operation. The  $V_{PFW}$  threshold is selected so that with a reasonable power-supply slew rate, ample time is allowed for the application software to save all critical information which would otherwise be lost in the absence of  $V_{CC}$ . Such information can include the states of the accumulator, stack pointer, data pointer, and other SFRs that are initialized with a reset when  $V_{CC}$  voltage is applied once again. Saved data can be placed into scratchpad RAM or bytewide NV RAM. Through the use of the power-fail warning interrupt, an orderly shutdown of the system can be performed prior to the time that processor operation is halted in the event that  $V_{CC}$  voltage is removed entirely.

The PFW flag is set to a logic 1 whenever  $V_{CC} < V_{PFW}$ . It is cleared in one of two ways: a read of the PFW bit from software, or a power-on reset. If  $V_{CC}$  is still below the  $V_{PFW}$  threshold when the bit is cleared, the PFW bit is immediately set once again. An interrupt is generated any time both the EPFW bit and the PFW flag are set.



Figure 7-1. Secure Microcontroller Power Cycling Timing

## 7.5 Total Power Failure

If  $V_{CC}$  voltage should fall below the  $V_{CCMIN}$  threshold, processor operation halts. This is done by first placing the CPU in a reset condition and then stopping the internal clock oscillator circuit, as illustrated in Figure 7-1. At this time the interface to the program/data RAM is disabled by pulling the CE line high. This action guarantees an orderly shutdown for the lithium-backed RAM.

The microprocessor is automatically placed in the data retention state if  $V_{CC}$  voltage drops below  $V_{LI}$ ; the control circuitry accomplishes this by switching the internal power-supply line ( $V_{CCI}$ ) from pin to the lithium power source. At this time, data is retained and no power is drawn from  $V_{CC}$ .

When power is once again applied to the system, the  $V_{CC}$  voltage eventually crosses the  $V_{LI}$  threshold. When this action is detected, the microprocessor automatically switches its internal supply line from the lithium source back to the  $V_{CC}$  pin. When  $V_{CC}$  voltage eventually goes above the  $V_{CCMIN}$  threshold, the clock oscillator is allowed to start up and an internal power-on reset cycle is executed. Part of the cycle involves a considerable delay that is generated to allow the clock oscillator frequency to stabilize. Activity on the RST pin is ignored until this sequence is completed. The time required for this cycle is shown as  $t_{POR}$  in Figure 7-1 and is specified in the *AC Electrical Specifications* of the data sheet. A detailed description of the power-on reset cycle operation is given in Section <u>10</u>.

Typically, the time taken for the power-on reset cycle is longer to complete than it takes for  $V_{CC}$  to rise above the  $V_{PFW}$  threshold. In this case the internal PFW flag will be reset before execution of the user's program begins as illustrated in Figure 7-1. If the power-on reset cycle completes before  $V_{CC}$ > $V_{PFW}$ , PFW is set again as a result of  $V_{CC}$ < $V_{PFW}$  during user software execution. A power-fail interrupt occurs at this time if the EPFW bit is enabled. A user should monitor the POR bit to know the power-supply status. See to Figure 7-2 for details.

## 7.6 Partial Power Failures

Two cases of partial power failure can occur in which  $V_{CC}$  voltage does not go through a completed power-fail cycle, as previously described. The first case is that in which  $V_{CC}$  drops below the  $V_{CCMIN}$ threshold and then returns to its nominal level without going below the  $V_{LI}$  threshold. The second case is that in which  $V_{CC}$  drops below the  $V_{PFW}$  threshold and then returns to its nominal level without going below the  $V_{CCMIN}$  threshold. Both of these cases are very possible in a system application and could be caused by a "brownout" condition prom the power supply.

The first case is indistinguishable by the software from the complete power-fail cycle that was previously described. When  $V_{CC}$  drops below  $V_{PFW}$ , the PFW flag is set and the clock oscillator stops when  $V_{CC}$  drops below  $V_{CCMIN}$ . The only operational difference is that if  $V_{CC}$  never drops below the  $V_{LI}$  threshold, the internal power-supply line is never switched over to the lithium cell. When  $V_{CC}$  rises back above the  $V_{CCMIN}$  threshold, the power-on reset cycle is executed as before. As a result, no special processing is required in software to accommodate this case.

In the case that  $V_{CC}$  dips without going below  $V_{LI}$ , the PFW flag is set and a power-fail warning interrupt still occurs when  $V_{CC}$  drops below the  $V_{PFW}$  threshold. The PFW flag remains set until it is cleared by either a reset of the flag by the software or by a power-on cycle. If it is cleared while  $V_{CC}$  is still below the  $V_{PFW}$  threshold, it is immediately set again. If it is cleared after  $V_{CC}$  has risen back above the  $V_{PFW}$  threshold, then it remains cleared until the next time  $V_{CC}$  goes below  $V_{PFW}$ .

As long as the PFW = 1, an interrupt occurs if EPFW is set. If the software executes a service routine in response to a PFW interrupt and exits the service routine with the PFW flag still set, the processor is immediately interrupted again. In a typical application, however, the power-fail interrupt service routine would test the PFW flag in a conditional loop to determine if  $V_{CC}$  has risen back above  $V_{PFW}$  and would then return control to the main program in response to the event. See Figure 7-2 for details.



Figure 7-2. Secure Microcontroller Power Management

# 8. SOFTWARE CONTROL

Several features have been incorporated into the secure microcontroller to help ensure the orderly execution of the application software in the face of harsh electrical environments. Any microcontroller that is operating in a particularly noisy environment is susceptible to loss of software control. Electrical transients such as a glitch on the clock or a noise spike on an I/O pin can cause the loss of key variables in internal registers and/or execution of code out of its logical sequence. Such transients can send the microcontroller into an indefinite period of seemingly random software execution.

Timed access, watchdog timer, and CRC hardware features have been built in to help provide control and recovery under difficult operating conditions. The operation of these features is described below.

## 8.1 Timed Access

The timed-access feature is one of two levels of protection for critical SFR bits. For critical bits that might need to be modified during normal operation, the timed-access procedure protects against an inadvertent write operation. These bits may only be modified through the execution of a specific multiple instruction software sequence that involves the timed-access register (TA; C7h). This restriction prevents a potentially catastrophic change in the configuration by an inadvertent write during times when software control has been lost.

In order to modify the protected bits listed in <u>Table 8-A</u>, a pattern of two bytes must first be written to the timed-access register. The first write should be a value of 0AAh and the second should be a value of 55h. After this sequence is performed, the protected bits may be modified. Upon receiving a 0AAh in the Timed-access register, two timers are initiated. The first timer allows two instruction cycles to write a 55h. This means a one- or two-cycle instruction can be used. If 55h is not written within two cycles, timed access is reset. The second timer requires that the protected bit be modified within four instruction cycles. Since this timer started prior to writing 55h, the remaining time depends on which type of instruction was used to write 55h. If a one-cycle instruction was used to write 55h, then three cycles remain to modify protected bits. In the same way, if a two-cycle instruction was used to write 55h, then two cycles remain. This is depicted in Figure 8-1 and demonstrated in the accompanying code.

In the rare case that back-to-back timed accesses are performed, the user must be aware that the 4-cycle timed-access window must close before another timed access can begin. This is only an issue if a 1-cycle instruction is performed after the MOV TA, #55h instruction, leaving one cycle remaining in the 4-cycle count. The user can eliminate this problem by either using a 2-cycle instruction after the MOV TA, #55h instruction, or by inserting another instruction between the two timed-access procedures. Violating this rule results in a failure of the second timed-access procedure, leaving the bit(s) unmodified.

## Figure 8-1. Timed Access



This code allows the reset of the watchdog timer:

MOV	0C7H,#0AAh	; 1st TA Value
MOV	0C7H,#055h	; 2nd TA Value 2 Cycles
SETB	IP.7	; Reset Watchdog Timer 1 Cycle

The watchdog timer bit may have been set using ORL IP, #80H, which takes 2 cycles.

This code allows the reset of the watchdog timer using a different approach:

MOV	A, #55h	;	Setup Acc for fast write
MOV	0C7H, #0AAh	;	1st TA Value
MOV	0С7Н, А	;	2nd TA Value 1 Cycle
MOV	A, IP	;	Get Current IP 1 Cycle
ORL	A, #80H	;	Prepare for fast write 1 Cycle
MOV	IP, A	;	Reset Watchdog Timer 1 Cycle

Note that a new value for IP could have been retrieved from any direct register instead of the current IP.

Table 8-A lists the bits that are write-access protected by the timed-access function.

Table 8-A. Timed-Access-Protected Control Bits

NAME	MICRO	LOCATION	DESCRIPTION
EWT	All Secure Micros	PCON.2	Enables the Watchdog Timer Reset function
RWT	All Secure Micros	IP.7	Resets the Watchdog Timer count
STOP	All Secure Micros	PCON.1	Stop Mode Enable
POR	All Secure Micros	PCON.6	Power-on Reset
PAA	DS5000 series	MCON.1	Partition Address Access bit (protects PA3-0)
PA3-0	DS5001, DS5002 series	MCON.7–4	Partition Address Bits
AE	DS5001, DS5002 series	RPCTL.4	Access Enable

The timed-access feature is especially useful in protecting the watchdog timer control bits during the interval before the timeout of the watchdog timer. The EWT bit is protected to prevent errant software from disabling the watchdog timer, and the protection of the RWT bit prevents an accidental restart of the watchdog timeout. Thus software must really intend to reset the timeout in order to do so.

POR informs the software of the power supply condition. Specifically, it means the power has previously dropped below the  $V_{CC MIN}$  level and returned to normal. In many systems, this is a unique condition that requires interaction with external hardware. Protecting this bit with a timed-access procedure prevents the microcontroller from accidentally performing a power-on reset procedure.

On a DS5000 series device, the PAA bit allows software to alter the partition. If this is done accidentally, the resulting configuration could be unrecoverable without human intervention. This could mean selecting a partition that is outside of the user's plan and that causes the system to fail. In a like manner, the PA3–0 bits on a DS5001 series device are protected through timed access. As the DS5001 does not have a PAA bit, the partition control bits are directly protected. The motivation for protecting the AE bit is similar. This bit invokes a partitionable configuration where one had not been selected during bootstrap loading. While there are several valid reasons to select AE, accidentally selecting this condition might be unrecoverable without manual intervention.

Timed-access logic protects against a single inadvertent write modifying a critical control bit. It does not protect against inadvertently entering a section of code that contains the correct sequence to modify a protected bit. However, the statistical protection does greatly improve the system's resilience to a crash.

# 8.2 Watchdog Timer

The on-chip watchdog timer provides a method of restoring proper operation during transients that cause the loss of software control. The watchdog timer incorporates a free-running counter that starts counting as soon as the clock oscillator begins operation following a power-on reset. When the watchdog timer is enabled, it eventually reaches a timeout condition after 122,800 machine cycles, unless the application software resets it. If a 12MHz crystal is used as the time-base element, this gives a timeout period of 122.88ms. An internal reset to the CPU is generated if the timeout condition is reached. Software that uses the watchdog timer must periodically reset the watchdog to 0h critical points in the program. If controlled execution is lost so that these check points are not encountered within the timeout period, the watchdog timer provides an automatic reset. The SFR bits that control the watchdog include the enable watchdog timer bit (EWT; PCON.2), the reset watchdog timer bit (RWT; IP.7), and the watchdog timer-reset status flag (WTR; PCON.4).

If the watchdog timer is desired, the first step is to reset the timer count. This is necessary since the timer is free running and can be about to time out. Set the RWT bit to a logic 1 using a timed-access procedure. This restarts the timer with the full interval. Then enable the watchdog timer-reset function by setting the EWT bit to a logic 1, again with a timed-access procedure. Note that the EWT bit only controls whether the reset is issued, not whether the timer runs. The watchdog timer must now be reset prior to 122,800 machine cycles or it will reset the CPU. If the watchdog timer is not used, clear the EWT bit to a logic 0 using a timed-access procedure. Since the EWT bit is nonvolatile, this ensures the watchdog-reset function remains disabled.

If operation without the watchdog timer is desired, the EWT bit should be cleared following any type of reset by using the timed-access register. This ensures the watchdog timer never causes an undesired reset during execution of the application software.

During subsequent program execution, the watchdog timer can be reset by a timed-access write operation that sets the RWT bit to 1. This causes the watchdog timer to begin counting machine cycles again from an initial count of 0. The RWT bit is automatically cleared immediately after the watchdog timer is reset. The following code fragments illustrates the reset of the watchdog timer:

MOV	0С7Н,	#0AAh	;	1st TA Value
MOV	0С7Н,	#055h	;	2nd TA Value
SETB	IP.7		;	Reset Watchdog Timer

If the timeout period expires without the timer being reset by the software, the Watchdog Timer will reset the CPU, set the WTR status flag (regardless of whether the reset is enabled), and start counting again. The WTR flag allows the application software to distinguish this type of reset from other reset so that special processing can be performed to accommodate this case. The WTR bit is cleared only by a read of the PCON register. Therefore, this register should be read during initialization following a reset in order to properly interpret the source of the reset. The Watchdog Timer is also reset by any other type of reset and will begin its count as soon as the reset condition is released.

The Watchdog Timer Reset Bit (WTR) is held in a logic 1 state for 8192 clock cycles following the timeout of the watchdog 122,880 cycle counter. During this time, the bit may be read but attempts to clear the bit will fail. This condition will not be noticed if the Enable Watchdog Timer bit (EWT) is set, because the 8192 cycle count will be reset during the device reset triggered by the watchdog time-out. The bit may then be cleared, if desired, during application's power-on reset routine.

Some applications may use the watchdog timer but not set the EWT bit, preferring instead to poll the WTR bit in software to detect a watchdog time-out. In this case, one approach is for the application software to continually read the EWT bit as long as it is set. When the 8192 clock cycle period is complete, the last read of the EWT bit will successfully clear the bit and exit the routine. Alternatively, software can poll the WTR bit until it is set, then reset the watchdog via the RWT bit to clear the 8192 cycle count. The next read of the PCON register will clear WTR bit as expected.

## 8.3 CRC Memory Verification

When using nonvolatile memory, there is always the potential for a catastrophic event to alter the memory contents. These events include lightning, massive ESD, severe mistreatment, etc. No nonvolatile technology is immune to these events. To compensate, the DS5001/DS5002 series contain circuitry that enables the microcontroller to perform a CRC function, as summarized below. The DS5002FP does not support the automatic CRC on power-up feature because the sequential memory access of a CRC could make it easier for a outsider to gain information about the system.

PART	AUTOMATIC CRC ON POWER-UP	HARDWARE SUPPORT FOR SOFTWARE CRC
DS5000FP	Not Supported	Not Supported
DS5001FP	Yes	Yes
DS5002FP	Not Supported	Yes

# 8.3.1 Automatic CRC on Power-Up Feature

If the CRC option is selected through the Bootstrap Loader, then on power up or after a Watchdog Timer reset, the microcontroller will automatically perform a CRC-16 on the memory. The range over which it is performed is selected by the user, and the result is compared to a pre-stored value. If the CRC-16 is in error, the DS5001 series microcontroller will enter the Bootstrap Loader and wait. From the perspective of the system, the appears held in a reset condition.

This function is supported in the CRC register, accessible via the Bootstrap Loader. Setting the CRC bit (LSB) enables the power-up CRC function. The upper nibble of the CRC register (values 0h–Fh) defines the address space in 4kB blocks over which the CRC calculation is performed. For example, if the nibble is set to 0001b, the CRC range is from 0000 to 0FFFh. Once the LSB of the CRC register is set, the loader "I" command will cause the CRC of the specified block to be computed. The result is automatically stored in the last two bytes of the specified block. These bytes should not be used by the application. This computation will be correct provided that the CRC range is less than or equal to the partition if PM = 0. If PM = 1, using 32kB RAMs, the CRC range must be less than or equal to the program range.

If CRC is enabled, the DS5001FP will automatically invoke the Bootstrap Loader on either power-up or a Watchdog timeout and the CRC check will be performed. If an error is detected, the Bootstrap Loader will wait for reloading. If there is no error, the application will begin at address 0000h following a reset. Automatic checking of the CRC can be disabled by writing a 0 to the CRC register LSB. As mentioned above, this is done using the "W" command in loader mode. The CRC hardware uses registers 0C3h and 0C2h for most and least significant byte intermediate storage.

RNGE3	RNGE2	RNGE1	RNGE0			MDM	CRC
CRC.7-4		<b>RANGE</b> Determin	<b>3–0</b> es the range of fied on 4kB bo	over which a poundaries	ower-up CRC	will be perform	ned. Addresses
Initialization	1:	Reset to (	) on a no- $V_{11}$ r	eset.			
Read Acces	s:	Can be re	ad at any time	•			
Write Acces	ss:	Cannot b	e written by ap	plication softw	vare. Can be wr	ritten by bootst	rap loader.
CRC.1		MDM					
		When set to 1, the bootstrap loader attempts to use a modem (UART) on PE4 if CRC is incorrect. This feature is no longer useful following the obsoletion of the corresponding modem devices					
Initialization	n:	Reset to (	) on a no-V <sub>LI</sub> r	eset.			
Read Access	s:	Can be re	ad at any time				
Write Acces	SS:	Cannot b	e written by ap	plication softw	are. Can be wi	ritten by bootst	rap loader.
CRC.0		CRC					
		When set to 1, a CRC check is performed on power-up or watchdog timeout. CR is checked against stored values. An error initiates program load mode. This bit not present in the DS5002, as the device does not support the power-on CF function.					
Initialization	n:	Reset to	) on a no-V <sub>LI</sub> r	eset.			
Read Access	s:	Can be re	ad at any time				
Write Acces	ss:	Cannot b	e written by ap	plication softw	are. Can be wr	ritten by bootst	rap loader.

DS5001 CRC REGISTER (Address 0C1h)

As mentioned, the CRC-16 hardware is available to the application software. Although a CRC could be computed completely in software, the process is much faster if the DS5001/DS5002 CRC-16 hardware is used. This feature can perform a CRC-16 on 64kB of memory in approximately 500ms. In addition, the CRC-16 is a superior method of checking the file validity compared to a checksum.
The CRC-16 logic is accessed via the CRCMSB and CRCLSB SFRs mentioned above. The software must sequentially write the memory values into the CRC LSB at location 0C2h. After a delay of one instruction cycle, the 16-bit result will be available at 0C3h and 0C2h. When using the CRC-16 hardware as part of an application, the CRC should first be cleared by writing the LSB back twice with a delay in between for computation. This process makes the CRC-16 result equal to 0000h. The code example shown in Figure 8-2 displays the CRC-16 result on ports 0 and 1.

	This ro	utine tests the CRC-16 c	ircuit in the DS5001/DS5002FP
crcmsb	equ	0C3h	
crclsb	equ	0C2h	
org begin:	00h		; after reset, CRC regs = 0000
o og mi	mov	p2. crcmsb	$p_{2} = 00$ read crcmsb register
	mov	p3, crclsb	$p_{3} = 00$ read crclsb register
	mov	crclsb, #075h	check crc register operation
		,	; data in = 75 result = $E7C1$
	mov	crclsb, #08Ah	; data in = $8A$ result = $37A7$
	mov	crclsb, #00Bh	; data in = 0B result = 7D37
	mov	crclsb, #075h	; data in = 75 result = $31FD$
	mov	crclsb, #0C7h	; data in = C7 result = $13B1$
	mov	crclsb, #0AAh	; data in = AA result = $0B53$
	mov	crclsb, #075h	; data in = 75 result = DA8A
	mov	crclsb, #0C7h	; data in = C7 result = $351A$
	mov	crclsb, #055h	; data in = 55 result = F474
	mov	crclsb, #043h	;data in = $43$ result = D6B5
	nop		;delay after last write and before first read ;let CRC finish
	mov	p0, crcmsb	p0 = D6 read CRCMSB register
	mov	p1, crclsb	$p_1 = B5$ read CRCLSB register
	mov	crclsb ,crclsb	; clear CRC, data in = $B5$ result = $00D6$
	nop		;need delay
	mov	crclsb ,crclsb	; cleared, data in = D6 result = $0000$
	nop		
	mov	p2, crcmsb	;p1 = 00 read crcmsb register
	mov	p3, crclsb	$p_1 = 00$ read crclsb register
end_loop:			
	sjmp	\$	
	end		

#### Figure 8-2. CRC Code Example

## 9. FIRMWARE SECURITY

One of the outstanding features of the secure microcontroller is its firmware security. The family far surpasses the standard offering of ROM-based microcontrollers in keeping system attackers or competitors from viewing the contents of memory. In a standard EPROM-based microcontroller, a knowledgeable attacker can disable the EPROM security bit and have access to the entire memory contents. The secure microcontroller's improved security makes it a natural choice for systems with high security requirements such as financial transaction terminals. However, the firmware security can also be employed to keep competitors from copying proprietary algorithms. Allowing access to these algorithms can create an instant competitor. This section describes the security features and their application. Also included are guidelines to using microcontroller security within the framework of total system security. As with memory map control, there are variations between the different secure microcontroller versions. The original DS5000 has a high level of firmware security and the DS5002 has added several distinct improvements. Note that the DS5001 has only minimal security and should only be applied when other physical security is used or when security is not needed.

### Security Overview

The usefulness of the security features are evident in an application dispenses services on a pay per service basis. Electronically bypassing the security would allow the dispensing of the service for free, resulting in lost revenue to the system owner. Another common application is the transmission of secret information. The user's algorithm and key data could be observed in an unsecured system, resulting in a break in the secure transmission. The secure microcontroller family protects the contents of memory from being viewed. This is done with a combination of circuit techniques and physical security. The combination is a formidable defense. Regardless of the application, the secure microcontroller protects the contents of memory from tampering and observation. This preserves secret information, access to services, critical algorithms etc. The security features of the secure microcontroller include physical security against probe, memory security through cryptographic scrambling, and memory bus security preventing analysis of the CPU's operation. The table below provides a brief summary of the versions and their security features. A detailed description of each feature follows. In the description, elements that are unique to a particular secure microcontroller version have that version underlined.

FEATURE	DS5001	DS5000	DS5002
Security Lock	Yes	Yes	Yes
RAM memory	Yes	Yes	Yes
Encrypted memory	None	Yes, user must enable	Yes
Encryption Key	None	48 bits	80 bits (64 bits rev Bx)
Encryption Key Selection	None	User selected	True random number
Encryption Keys loaded	N/A	When user selects	Automatic, any new load/dump
Dummy bus access	None	Yes, when encrypted	Yes
On-chip Vector RAM	None	Yes, when encrypted	Yes
Self-Destruct Input	None	None	Yes
Die Top Coating	None	None	Optional (only on DS5002FPM)
Random Number Generator	Yes	None	Yes

## 9.1 Security Lock

The easiest way to dump (view) the memory contents of a secure microcontroller is using the bootstrap loader. On request, the loader will transfer the contents of memory to a host PC. The security lock prevents this. The lock is the minimal security feature, available even in the DS5001FP. Once set, the security lock prevents the loader from accessing memory. In fact, no loader commands (except Unlock) will work while the lock is set. The security lock is similar in function to an EPROM security bit on a

single-chip microcontroller, in that it prevents a programmer from reading the memory. In addition, the security lock prevents the microcontroller from executing code on the expanded bus of Ports 0 and 2. Thus an attacker cannot add a memory and use MOVC instructions to would force the microcontroller to read out the contents of protected memory. However, the secure microcontroller security lock does provide one important difference from EPROM security bits. When the security lock is cleared, it destroys the RAM contents. If a knowledgeable user were to physically erase the security bit in an EPROM-based microcontroller, the memory contents would remain to be read. The security lock consists of a multiple bit latch distributed throughout the microprocessor with circuits that collapse the lock in the event of tampering. Clearing the lock starts an irreversible destructive process that acts differently for each device as described below.

In a DS5001 clearing the lock causes the loader to manually write over the first 32KB of NV RAM with zeros. Thus the contents of memory would be erased. This is obviously a low level of security but deters casual inspection. In a DS5000 or DS5002, clearing the lock causes an instantaneous erasure of the Encryption Key and Vector RAM. This action is unpreventable once the lock is cleared and happens independent of  $V_{CC}$  or operating frequency. Once the erasure has occurred, a DS5000 assumes a nonsecure state. In a DS5002, the Loader proceeds to load a new Encryption Key once the erasure has occurred. In both, the Bootstrap Loader will then proceed to overwrite the first 32KB of RAM if power is available and the crystal is still present. Thus the instantaneous erasure of the Encryption Key effectively renders the contents of memory useless since it can no longer be properly deciphered.

The Security Lock is set via the Bootstrap Loader using the "Z" command. Once issued, the Loader will continue to communicate with a user but will not perform other commands. The Loader will respond with an error message in the event that further commands are issued. While the Lock is set, the Loader has no access to the Byte–wide bus memory. The Security Lock can be cleared using the "U" command. Issuing this command to a locked part results in the destructive process described above. No confirmation is requested. The status of the Security Lock can be read by application software at MCON.0. This bit is only a status flag and cannot be affected by user software.

## Important Application Note

The memory contents of a secure microcontroller are not secure unless both the security lock bit is set AND the memory encryption feature is activated via the bootstrap loader. (The memory encryption feature is activated automatically in the DS5002FP) Failure to set the lock bit may result in incomplete protection of the memory contents.

## 9.2 RAM Memory

NV RAM provides a useful way to store program and data. The contents can be retained for a long period, but can be changed when desired. This attribute is important when considering security. No matter what probing techniques are used on a ROM, the contents remain unaffected. With resources and patience, a determined attacker will obtain the contents of a ROM based product. NV RAM can be destroyed on demand. The user's physical security must simply remove the power ( $V_{CC}$  and  $V_{BAT}$ ) from a microprocessor chip to eliminate the memory contents. Thus NV RAM provides flexibility as well as security. Enough physical security can be combined with even a DS5001 to provide a very secure system. The DS5002 even provides a direct facility to destroy memory discussed below.

## 9.3 Encrypted Memory

The heart of secure microcontroller security is the memory encryption function. Since the NV RAM is visible, the memory contents and memory bus are encrypted. That is, in real-time, the addresses and data moving between the RAM and the microcontroller are scrambled by on-chip encryption circuits. Thus, an attacker that observes the RAM contents or memory bus sees unintelligible addresses and data.

<u>Figure 9-1</u> shows the conceptual diagram of the memory encryptor for a DS5000 series device. <u>Figure 9-2</u> shows the encryptor for a DS5002.





In a DS5000, the encryption feature is optional. A DS5000 can be locked irrespective of its encryption and encrypted irrespective of the lock. Neither makes much sense by itself. The encryption process is enabled by loading an Encryption Key for the first time. Prior to loading a Key, the DS5000 remains in a nonencrypted state. Once encrypted, the memory interface will remain so until a part is locked, then unlocked. The process of clearing the Security Lock deactivates the encryption circuits. Note that an Encryption Key of zero is still a valid Key. The DS5002FP is a superior security device, as it has encryption enabled at all times and generates its own security keys.

Encryption logic consists of an address encryptor and a data encryptor using separate but related algorithms. These encryptors are high-speed, bidirectional, and repeatable circuits that are transparent to the application software. Addresses and data that are scrambled prior to writing to RAM will be correctly unscrambled when reading. Each encryptor operates with its own algorithm but both are dependent on the Encryption Key. Encryptors operate while programs are being loaded so that the memory contents are stored in its scrambled form. When program memory is fetched, the process is reversed. Thus the actual program or data is only present in its "true" form while inside the microcontroller.



#### Figure 9-2. DS5002 Software Encryption Block Diagram

The address encryptor translates each "logical" address, i.e., the normal sequence of addresses that are generated in the logical flow of a program, into an encrypted address (or physical address) at which the byte is actually stored in RAM. Each time a logical address is generated either during program loading or during execution, the address encryptor circuits use the Encryption Key value and the address itself to form the physical address that will be presented to the RAM on the Bytewide bus. The encryption algorithm is such that there is one and only one physical address for every possible logical address. The address encryptor operates over the entire memory range.

The Data Encryptor operates in a similar manner to the address encryptor. As each byte including op code, operand, or data is received during Bootstrap Loading, its value is scrambled prior to storing it in RAM. The value that is actually written in RAM is an encrypted representation. All values that are subsequently stored in RAM during execution also are encrypted. As each byte is read back to the CPU during execution, the internal Data Encryptor restores it to its original value. This encryptor uses the Encryption Key and the data value itself, but also the logical address. Thus the same data with the same Key will have different physical values at different address locations. The data encrypted value will be obtained. Note however that there are many possible encrypted data values for each possible true value due to the algorithms dependency on Key and address.

Using the combination of address and data encryption, the normal flow of program code is unintelligible in the NV RAM. What had been a sequential flow of addresses is now apparently random. The values stored in each memory location appear to have no relation to the original data. Another factor that makes analysis more difficult is that all 256 possible values in each memory are valid possibilities. Thus an encrypted value is not only scrambled, but it becomes another potentially valid byte. Different memory areas are encrypted in the DS5000 and DS5002. For a DS5000, all memory accessed under  $\overline{CE1}$  can be encrypted.  $\overline{CE2}$  is not encrypted. This allows access to peripherals such as a Real-time Clock to be performed using  $\overline{CE2}$ . For the DS5002, encryption is performed on all bytes stored under  $\overline{CE1}-\overline{CE4}$ . The memory or peripherals accessed by  $\overline{PE1}-\overline{PE4}$  on a DS5002 are not encrypted.

### 9.4 Encryption Algorithm

The secure microcontroller family uses a proprietary encryption algorithm. The DS5000FP and DS5002FP use different encryption algorithms, with the DS5002FP being the most secure, with a longer encryption key than the DS5000FP and an encryption algorithm that is more nonlinear. In addition, the DS5002FP memory encryptor uses elements of the DES (Data Encryption Standard), although not the entire algorithm. The encryption algorithm is supported by the fact that both address and data are encrypted, the algorithm and key are both secret, the most critical data can be stored on chip in vector RAM (discussed below), and the bus activity is scrambled using dummy access (discussed below). For this reason, a security analysis of the DS5002FP is much more complicated than a simple mathematical treatment of the encryption algorithm.

## 9.5 Encryption Key

The DS5000FP uses a 40-bit Encryption Key that is stored on-chip. As mentioned above, the Key is the basis of the encryption algorithm. Tampering with or unlocking the microcontroller will cause the Key to be instantaneously destroyed. If the memory contents are encrypted, they become useless without this Key. A user selects the 40-bit Key and loads it via the bootstrap loader. Selecting this Key enables the encryption feature. The DS5002FP uses an 80-bit Key. It is similarly stored on-chip in tamper resistant circuits. Using a wider Key gives the encryption more complexity and more permutations that must be analyzed by an attacker. Apart from the Key width and encryptor complexity, the principal differences between the DS5000FP and DS5002FP are discussed below under Key selection and loading.

## 9.6 Encryption Key Selection and Loading

One of the significant differences between DS5000FP and DS5002FP lies in encryption key management. In the case of a DS5000FP, the user must select a 40-bit key during program loading. This Key must be selected prior to loading the microcontroller, as the memory will be encrypted as it is loaded. The Key selection process must be protected since an attacker that learns the Key can reproduce the user's code. This would be done by loading the correct Key in an unlocked DS5000FP, attaching the encrypted memory chip, and dumping the code using the Bootstrap Loader.

The DS5002FP provides an improved Key management system. The microcontroller chooses its own 80-bit Encryption Key from a number that is internally generated and secret. The Keys come from a true hardware random number generator. There is no method to discover the Key value, and no attacker can force the DS5002 to a particular Key. In addition, no one can "forget" to enable the encryptor, since it is always enabled. An additional advantage of the secret Key is that an attacker cannot "characterize" the encryptor by repeatedly loading known Keys and observing the result.

As mentioned above, encryption is always enabled on the DS5002FP. Each time the Bootstrap Loader is invoked, a new random number is prepared. If a Fill, Load, Dump, Verify, or CRC command is requested, the Loader selects the random number as a new Encryption Key prior to accessing the memory. Execution of a Load or Fill command results in the data being loaded in an encrypted form determined by the value of the newly-generated Key. Any subsequent Dump, Verify, or CRC within the same Bootstrap session will cause the contents of the encrypted RAM to be read out and properly

decrypted by the micro. Once a new Key is loaded, it will allow all commands to work properly within the same Bootstrap session since memory access is done using the correct Key. Exiting and re-entering the Bootstrap Loader, then doing a Dump will not work since this action would first result in Loading a new Encryption Key. The microcontroller would no longer be able to decrypt the RAM contents. This extra precaution is used regardless of the Security Lock. It prevents an attacker from retrieving memory through the Bootstrap Loader even if the programmer forgets to lock the DS5002FP. Once the Security Lock is set, all Bootstrap Loader access to the memory is prohibited.

### 9.7 Dummy Bus Access

The secure microcontroller disguises its memory contents through encryption. Additional steps are also used to prevent analysis of the bus activity by 8051-savy hackers. Both the DS5000FP and DS5002FP insert dummy MOVX read operations when possible. In the 8051 architecture, there are typically two identical memory accesses per instruction cycle, but most operations so nothing with the second program fetch. In the secure microcontroller, a pseudo-random address is generated for the dummy cycle and this random memory address is actually fetched, but the dummy data is discarded. The real and dummy accesses are interleaved according to a pseudo-random process so that the execution always appears the same. During these pseudo-random cycles, the RAM is to all appearance read. Thus by repeatedly switching between real and dummy access, it is impossible to distinguish a dummy cycle from a real one, and a large percentage of the memory fetches will be garbage that has no meaning. The dummy accesses are always performed on a DS5002FP, but are only used on a DS5000FP when encryption is enabled.

## 9.8 On-Chip Vector RAM

A 48-byte RAM area is incorporated inside the DS5000FP and DS5002FP. This area maps to the first 48 locations of program memory to store reset and interrupt vectors. Any other data stored in the first 48 locations will be contained in this Vector RAM. The principal reason for the Vector RAM is that the reset and interrupt vectors are known logical addresses in the 8051 family. Thus an attacker could force a reset or interrupt and discover the encrypted address generated by the secure microcontroller. By storing these Vectors in on-chip RAM, it is impossible to observe such relationships. Although it is very unlikely that an application program could be deciphered by observing the vector addresses, the Vector RAM eliminated this possibility. Note that the dummy accesses discussed above also occur while the Vector area is being accessed.

The Vector RAM is automatically loaded with the reset and interrupt vectors during Bootstrap Loading. This feature is transparent to operation and no action is required to use it. However, considering the Vector area feature can improve overall system security. As mentioned above, the Vector RAM is instantaneously destroyed in the event of an unlock (also by a self-destruct on DS5002FP). Since it is hidden and subject to destruction, the 48 bytes are the most secure memory in a system. Thus the most critical constants can also be stored there. This is an ideal location for storing DES keys for applications involving data encryption such as electronic funds transfer.

The Vector RAM is always used on a DS5002FP. The data stored between logical location 00h and 30h will be loaded into and executed for the Vector RAM. This data will not be duplicated in NV RAM accessed by the Bytewide bus. The operation of DS5000FP Vector RAM is the same, but only when the encryption feature is enabled. When a DS5000FP has not had an Encryption Key loaded, the Vector RAM is left unused.



#### Figure 9-3. Dummy Bus Access Timing

## 9.9 Self-Destruct Input

The self-destruct input (SDI) is an active-high input pin designed to be used with external tamperdetection circuitry. The SDI feature operates in both powered ( $V_{CC} > 4.5V$ ) and battery-backed ( $V_{CC} < 4.5V$ ) modes. To guard against accidental activation, the pin is debounced, with accept and rejection criteria as shown in the DC electrical characteristics (refer to data sheet). Once activated, the SDI pin instantaneously clears the security lock, initiating the sequence of events described in the <u>Security Lock</u> section. In addition, the microprocessor erases its external memory by:

- 1) Removing power from the  $V_{CCO}$  pin
- 2) Removing power from all bytewide bus control signals ( $\overline{\text{CEx}}$ ,  $R/\overline{W}$ , etc.)
- 3) Grounding address and data lines to remove excess charge that could help retain data.

Once activated, the SDI event duration is determined by the state of  $V_{CC}$  and the SDI pin. Once both  $V_{CC} > 4.5V$  and SDI = 0 are met, SDI remains active for an additional 1792 machine cycles before exiting the SDI state.

### 9.10 Microprobe/Die Top Coating

The DS5002FPM is provided with a special top-layer coating that is designed to prevent a microprobe attack. The coating is implemented with a second layer of metal on the microcontroller die. This metal will result in a short circuit of critical functions if probing is attempted. The probing action destroys the data that is secret. Also, security circuits and Vector RAM derive their power from this screen. Therefore they will be de-powered if the top coating is removed, also destroying the secret data. In this event, any critical data stored on-chip will be destroyed and off-chip data is rendered useless.

### 9.11 Random Number Generator

The DS5002FP incorporates a random number generator used by the bootstrap loader to generate encryption keys. The application software can also use it to improve overall system security.

For example, to foil an attacker developing a histogram of code execution, the random number generator could be used to decide how long to spend on particular activities. The output of the DS5002FP random number generator should be hashed to get uniform random numbers. Using random numbers that have been run through a linear feedback shift register (LFSR), such as CRC-16, will pass the suite of tests defined in section 4.11.1 of the Federal Information Processing Standards Publication 140-1 (FIPS PUB 140-1), Security Requirements for Cryptographic Modules.

The random number is created 8 bits at a time. They are obtained by the application code at SFR location 0CFh. The random number takes 160µs to develop. Reading a byte from register 0CFh starts the generation of another random number. After the random number is read, another is available approximately 160µs later. The RNR bit (RPCTL.7; 0D8h) is set to logic 1 each time a new number is available. If the random number is read prior to RNR being set, the value is 00.

## 9.12 Security Summary by Part

The preceding information outlined each of the security features. Their inclusion in various parts is shown in the table at the beginning of this section. For completeness, the following is a summary description of security features for each part in the secure microcontroller family.

#### DS5000FP/DS5000(T)/DS2250(T)

The DS5000 is the second generation of a microcontroller with security. The first is an earlier version of DS5000 circa 1988, now obsolete. The DS5000 incorporates a combination of real-time memory encryption and Security Lock. The memory encryption is optional however. To invoke the encryption, the user must select a 48-bit encryption key using the bootstrap loader. A user then loads the memory that is automatically encrypted using this key. After the memory is loaded and verified, the DS5000 can be locked. Locking the micro prevents an attacker from using the bootstrap loader to decrypt and dump the memory contents. Unlocking the DS5000 destroys the encryption key and vector RAM. Vector RAM is 48 bytes of secret storage on-chip. It is used to hold reset and interrupt vectors as well as any application values than must be hidden. In addition to encrypting the memory, the DS5000 generates dummy bus cycles to obscure the actual program flow. Dummy cycles appear to be actual memory fetches but are not actually used inside the microcontroller. Also fundamental to the security of a DS5000 is its basis on RAM. This allows all security features to be changed frequently. The strategy is that an attacker must

spend a long time breaking into the DS5000, but the user can simply change system security at any time. Thus any stolen information has a very limited lifetime.

#### DS5001FP/DS2251T

The DS5001 is a newer product than the DS5000, but has less security. It is useful in systems that need a large memory, but that provide sufficient physical security for all needs. The DS5001 incorporates a security lock. This is used to prevent the bootstrap loader from dumping memory. Once locked, the bootstrap loader cannot access the memory. Unlocking the DS5001 causes the bootstrap loader to write over the NV RAM. The RAM nature of the DS5001 product allows a user to vary security frequently and to manually destroy it if necessary.

#### DS5002FP/DS2252(T)

The DS5002 adopts the memory and I/O improvements of the DS5001 and improves on the security of the DS5000. It is a high security version of the DS5001. This device is intended for maximum security and has numerous improvements to the DS5000. The security is always enabled on a DS5002. Thus an attacker cannot characterize the security and the user cannot forget to enable the security. The DS5002 follows a similar scheme of memory encryption and Security Lock. The DS5002 encryptor is a superior algorithm using an 80-bit encryption key. In addition, the Key is managed by the DS5002. Using the Bootstrap Loader, each part generates a random number for its 80-bit Key prior to loading memory. Leaving and reentering the Bootstrap loader causes the DS5002 to select a new number as a potential Key. Any subsequent memory access with the Loader causes the new Key to be installed. Like the DS5000, the DS5002 also uses dummy bus access and Vector RAM to further hide memory bus activity. The Security Lock of a DS5002 is similar in nature to the DS5000. Once locked, the DS5002 Bootstrap Loader does not have access to memory. Unlocking the DS5002 destroys the Encryption Key and Vector RAM. The NV RAM accessed by the Bytewide bus is also manually erased under Bootstrap Loader control. The DS5002 provides an external method to clear the Security Lock using its Self-Destruct Input (SDI). This causes the erasure of the Key and Vector RAM and also removes power from the NV RAM. The DS5002FPM provides an internal metal microprobe shield to prevent microprobing of the die.

## 9.13 Application: Advanced Security Techniques

The secure microcontroller family has been used for numerous applications requiring security. Different levels of security are required depending on the sensitivity of the application and the value of the protected information. As mentioned above, the goal of the microcontroller security is to make stealing the protected information more difficult than the information is worth. This task actually has two pieces. First, the secure microcontroller makes attack difficult. This is combined with the user's physical security to make information retrieval difficult. The second part is to make the protected information less valuable. To this end, the NV RAM nature allows a user to frequently alter the firmware based security aspects of the system. Thus if the critical information changes before the security can be broken, the information must be examined. The DS5000FP or DS5002FP provide a high level of security, but the user's firmware can accidentally defeat some features. A sampling of implementation issues that will make the DS5000FP or DS5002FP more difficult to crack is discussed in the following paragraphs. There are also suggestions on making a system more secure using external circuits.

## **Avoid Clear Text**

The encryption algorithms used by DS5000FP or DS5002FP are generally adequate to prevent analysis when combined with well-developed code. However, the encryption is defeated to some extent if the user

stores text that appears on a display in encrypted form. This gives the pirate a starting point to look for the clear text in encrypted storage and analyze the encryption algorithm. The "data answer" is already known. If clear text is required, then preferably store it in nonencrypted memory. If this is impractical, then disperse it so that it is hard to find. Avoid at all costs reading the clear text from memory then immediately displaying it. This is a sure means to identify the encrypted values of the text for the attacker.

### Avoid CRC or Checksum

Running a checksum on power up provides the pirate with a sequential listing of the addresses in encrypted form. Therefore the attacker has a great advantage in deciphering the Address Encryptor. Preferably avoid a checksum. If one is needed, then check the minimum amount of memory and perform the check in nonsequential fashion.

## Avoid Long Straight Runs of Code

A common coding practice is to run numerous sequential operations. This is common knowledge and should be avoided. The pirate can use this in the same way as a checksum process. It provides a sequential listing of encrypted addresses and assists with analysis of the address encryption. This problem can be avoided by using occasional jump commands in the software.. These can be jumps for no reason other than to space out straight runs of code. However, using jumps also provides several other techniques to make bus analysis more difficult. As an example, the code can jump into Vector RAM. While in this area, dummy access will occur on the bus.

### Use Random Values

The Random Number Generator of the DS5002FP can be used to make a pirate's task more difficult. When time is available, the software should perform random actions at random time intervals. As an example, the Random Number Generator can be used to select a timer interrupt value. Thus the microprocessor will be interrupted at random intervals making characterization very difficult. Software can elect to out of Vector RAM for a random period of time. Also as discussed above, the microprocessor generates dummy RAM reads when possible. However, it cannot generate dummy writes. However the user's code can. Random numbers can be written to address that are known to be unused. If this is done while the microprocessor is visibly performing a meaningful task, it will make analysis very difficult.

## Vector RAM

As mentioned above, the Vector RAM can be used for many things beside vectors. This is the most secure storage in the system. It resides on-chip behind tamper protection. Thus it is useful for storing the most sensitive data. Thus even an attacker could break the encryption, this information would still be secret. For EFT or similar applications, this is a good location for the storage of DES keys. Since DES is a public algorithm, the real protection is keeping the DES key secret. As this is only 8 bytes, it fits well within the Vector RAM.

## Change Code

Perhaps most importantly, the user should reprogram portions of the secure microcontroller that deal with security. For example, if the microprocessor is performing DES, the user can change DES keys. Any security system can be broken with enough time and resources. By altering the security features, this threat can be minimized.

### **External Circuits**

A variety of external circuits can support secure operation. For example, the DS2401 is a unique 48-bit silicon serial number. If it is installed with the microprocessor, it can be read when the system is first powered up, then stored inside the secure microcontroller. This serializes the system. If the software ever finds a different serial number (or missing number) from the stored one, it can refuse to work. This would mean that the microprocessor had been moved.

#### **Tamper Protection**

Using a variety of tamper sensors in conjunction with the DS5002 makes the system very difficult to crack. These circuits vary from simple switches to light, temperature, pressure, or oxygen sensors. When the physical security is violated, the SDI pin is activated and the memory contents are destroyed.

## **10. RESET CONDITIONS**

#### 10.1 Reset Sources

The secure microcontroller family provides proper reset operation with a minimum of external circuitry. In fact, for many applications, external reset circuitry is not required. The possible sources of reset are:

- a) Power-on (operating voltage applied to  $V_{CC}$ )
- b) No- $V_{LI}$  power-on
- c) External RST pin
- d) Watchdog timeout

Certain actions are taken in all cases where a reset has been issued. Whenever any type of reset is executed, the ALE and PSEN quasi-bidirectional pins are configured as inputs. In addition, an internal reset line (IRST) is active continuously until the condition that is causing the reset has been removed. SFRs are initialized during reset as shown in <u>Table 10-A</u>. *Reset Status Bits* contains a summary of the bits that indicate the source of the most recent reset.

### **Reset Status Bits**

Write Access:

PCON.6	POR
Power-On Reset	Indicates that the previous reset was initiated during a power-on.
Initialization:	Cleared to 0 whenever a power-on reset occurs; remains unchanged on other types of resets. Must be set to 1 by software.
Read Access:	Can be read normally anytime.
Write Access:	Can be written only by using the timed-access register.
PCON.4	WTR
Watchdog Timer Reset	Set to 1 when a timeout condition of the watchdog timer occurs. Cleared to 0 immediately following a read operation.
Initialization:	Set to 1 on a watchdog timeout reset. Remains unchanged on any other type of reset.
Read Access:	Read normally anytime.
Write Access:	Not writable.
PCON.2	EWT
Enable Watchdog Timer	The watchdog timer is enabled if $EWT = 1$ and is disabled if $EWT = 0$ . This is not technically a status bit but can indicate a no-V <sub>LI</sub> reset condition.
Initialization:	Cleared to 0 on a no- $V_{LI}$ power-on reset. Remains unchanged during other types of reset.
Read Access:	May be read normally anytime.

Writeable only by using the timed-access register.

REGISTER	LOCATION	<b>RESET CONDITION</b>	RESET TYPE
PC	N/A	000h	All
ACC	E0h	00h	All
В	F0h	00h	All
PSW	D0h	00h	All
SP	81h	07h	All
DPTR	83h, 82h	0000h	All
P0-P3	80h, 90h, A0h, B0h	FFh	All
IP	B8h	0XX00000b	All
IE	A8h	0XX00000b	All
TMOD	89h	00h	All
TCON	88h	00h	All
TH0	8Ch	00h	All
TL0	8Ah	00h	All
TH1	8Dh	00h	All
TL1	8Bh	00h	All
SCON	98h	00h	All
SBUF	99h	XXXXXXXXb	All
		0UUU0U00b	External reset
PCON	87h	00000U00b	Power-on reset
reon	871	0000000b	No-V <sub>LI</sub> reset
		0U010U00b	Watchdog timer
		UUUUUUUUb	External reset
MCON (DS5000)	C6h	UUUUUUUUb	Power-on reset
		11111000b	No-V <sub>LI</sub> reset
		UUUUUUUUb	Watchdog timer
		UUUUUUUUU	External reset
MCON (DS5001/2)	C6h	UUUUUUUUUb	Power-on reset
		11111000b	No-V <sub>LI</sub> reset
			Watchdog timer
			External reset
Encryption Key (DS5000)	N/A	Disabled	Power-on reset
			NO-V <sub>LI</sub> reset
			Eutomal reast
			External reset
RPCTL (DS5001/2)	D8h	0X000000	No-V <sub>1</sub> , reset
			Watchdog timer
Status (DS5001/2)	DAh	00h	
RNR (DS5001/2)	CFh	XXh	Δ11
100001/2)			External reset
		UUUUXXUUb	Power-on reset
CRC (DS5001)	C1h	0000XX00b	No-V <sub>11</sub> reset
		UUUUXXUUb	Watchdog timer
CRC High (DS5001/2)	C3h	00h	All
CRC Low (DS5001/2)	C2h	00h	All
		0011	

#### Table 10-A. SFR Reset States

X indicates a bit that is indeterminate on a reset. U indicates a bit that is unchanged from its previous state on a reset.

### 10.1.1 Power-On Reset

The secure microcontroller family provides an internal power-on reset capability that requires no external components. When voltage is applied to the  $V_{CC}$  pin from a power-off condition, the device automatically performs an internal reset sequence to prepare the processor for execution of the application software. The traditional capacitor reset circuit should not be used. Figure 10-1 illustrates the timing associated with the power-on reset cycle.



Figure 10-1. Power-On Reset Timing

This cycle begins with power-on reset delay time. This is generated by the internal control circuitry to allow the internal clock oscillator to start up from its halted state that is in effect when  $V_{CC}$  is below  $V_{CCMIN}$ . The period  $t_{CSU}$  is a mechanical startup time that is dependent on the individual crystal. The delay shown as  $t_{POR}$  in the figure is generated by internal circuitry that counts a total of 21,504 (1.792ms at 12MHz) clock oscillator periods before it allows the internal reset line to be released. The purpose of this delay is to allow time for the clock frequency to stabilize.

The power-on reset delay is not the total amount of time that must pass before execution can begin in the application from the initial application of  $V_{CC}$  voltage. First the power supply slew rate is required for  $V_{CC}$  to rise from 0V to the  $V_{CCMIN}$  threshold shown in Figure 10-1. Next, operation with a crystal is partly mechanical and some time is required to get the mass of the crystal into vibrational motion. The user should consult the crystal vendor for a start-up time specification.

When a power-on reset cycle is in progress, the external RST pin has no effect on internal operation. Once control of the processor is transferred to the user's program, a hardware reset may be issued externally via the RST pin.

A power-on reset causes special initialization to be performed on the SFR as shown in Table 10-A.

The distinguishing action taken during a power-on reset is that the  $\overline{POR}$  bit is cleared in order to indicate that a power-on reset has just occurred. All other control bits that are initialized according to the type of reset are left unchanged from their previous condition.

### 10.1.2 No-V<sub>LI</sub> Power-On Reset

During a power-on reset cycle, at the end of the power-on reset-delay time, internal circuitry measures the voltage on the  $V_{LI}$  pin of the microprocessor. If  $V_{LI} < 0.8V$ , a no- $V_{LI}$  power-on reset is initiated and SFR are initialized during the rest as shown in <u>Table 10-A</u>. These include:

- 1) The POR bit (PCON.6) is cleared to indicate that a power-on reset has just occurred.
- 2) The watchdog timer is disabled by writing a 0 into the EWT bit (PCON.2).
- 3) The partition address bits (PA3-0) are set to all 1s. In addition, the range function is set to select a 32kB address space for the RAM.
- 4) On a DS5000, the encryption key and software encryption operation are disabled.
- 5) Finally, the security lock bit is cleared to 0.

#### 10.1.3 External Reset

For applications that require an external reset capability, a reset pin (RST) is provided with a Schmitt trigger input. This input can be used to force a reset condition any time when the micro is executing the application program or when it is in either the idle or stop modes. Reset is initiated by holding the RST pin active (high) for a minimum time of two machine cycles (24 clock oscillator periods). If the reset was initiated from stop mode, the rising edge results in an internally generated power-on reset time ( $t_{POR}$ ), which is required for the oscillator to start and for the clock frequency to stabilize.

All the control bits that are initialized according to the type of reset within the SFRs are left unchanged from their previous condition following an external reset. Note: An RC circuit should not be used on the reset pin to generate a power-on reset.

### 10.1.4 Watchdog Timer Reset

The on-chip watchdog timer is provided as a method of restoring proper software operation in the event that software control is lost. The watchdog timer is enabled via the EWT bit (PCON.2). This bit can only be written by using the timed-access function.

Once the watchdog timer is initialized, an internal reset is issued if the software fails to reset the timer via the RWT bit (IP.7) at least once before it reaches its timeout condition. The timeout period is equal to 122,880 machine cycles. If a 12MHz crystal is used as the time-base element, this gives a timeout period of 122.88ms. To reset the watchdog timer in the application software, the RWT bit must be written with a 1 using the timed-access procedure. The watchdog timer is also reset following any other type of reset.

When a watchdog timer reset occurs, special initialization is performed on the SFRs, as shown in <u>Table 10-A</u>. The distinguishing action taken during this type of reset is that the WTR status flag is set to indicate that a watchdog timer reset has just occurred.

### Application: Reset Routine Example

Like the 8051, Maxim microcontrollers will begin execution at address 0000h. This is the Reset Vector, followed by other vector locations used for interrupts. These are discussed in the section covering interrupt operation. Since there are only three memory locations dedicated to the Reset Vector, the user will typically insert a jump statement to a more convenient memory address. This will be the reset

routine. It can lie any where in the 64kB of program memory addressed by the device. A common choice is location 0030h. Thus at location 0000h, the user would use the instruction SJMP 30h. This instruction requires two bytes, so it easily fits in the available space. At the location of the reset routine, the user places instructions that initialize the microprocessor and any external hardware specific to the application. This note describes the operations that are typically done and shows some example code. The following functions are typically initialized in a user's reset routine:

MEMORY	INTERRUPTS	TIMERS/SERIAL	PROTECTION
Partition	Power-fail	Timer setup	Watchdog Timer
Current Memory Map	External	Timer for baud-rates	POR
Data Pointer	Serial Port	Serial Port	
	Timer		

#### 10.2 Memory Map

The most critical and most overlooked initialization is that of the memory map. Several of these functions are nonvolatile and are not cleared during a reset. Those that are cleared could leave the microprocessor in an undesirable state. Therefore, the user should either verify the correctness of the memory map or simply set it properly following each reset. An example of how the memory map could be incorrect on reset is as follows.

The user typically sets the Partition, Range, etc., during Bootstrap Loading. In the course of operating however, the user may temporarily move the Partition to alter a lookup table. If while the Partition is moved, a reset should occur, the Partition will remain in the temporary position unless corrected.

In developing the reset routine, the user should carefully note the reset state of each critical bit. For example, when using the ECE2 on a DS5000FP, note that it is not altered on reset. On a DS5001FP, the PES bit is cleared on a reset. Thus a DS5000T that is accessing the Real-time Clock when a reset occurs will still be pointing the CE2 space after reset. The DS2251T user that is accessing the RTC when a reset occurs will start in the normal memory configuration.

A code example that initializes the memory map is as follows. It assumes that the DS5000FP user requires a Partition of 5800h. A DS5001FP using the same code would use a Partition of B000h.

MCON Org	EQU 00h	0C6h	
SJMP	Start		
Org Start :	30h		
MOV MOV ORL MOV MOV MOV ANL	TA, TA, MCON, MCON, TA, TA, MCON,	#0Aah #55h #02h #0B8h #0Aah #55h #0FDh	;Timed ; Access ;Set PAA - DS5000 ONLY ;Set Partition to 5800 on DS5000, B000h on DS5001 ;Timed - DS5000 ONLY ; Access - DS5000 ONLY ;Clear PAA - DS5000 ONLY

Another common memory requirement is the initialization of the Data Pointer. When using NV RAM to store data, this pointer must be moved to the Partition address (in a partitionable configuration). Thus if

the Partition is set to 5800h, the DPTR should be set to 5800h to start. Once data has been saved in NV RAM, the DPTR should be saved in a known, nonvolatile location so that is can be restored on a reset.

#### 10.3 Interrupts

All interrupts are disabled after a reset so the user must enable individual interrupts as needed, as well as the global interrupt. Any interrupt needing a higher priority must be selected as such. The following code example shows the enabling of individual interrupts. A user would combine the appropriate bits as needed by the application. In this application example, the serial port is given a high priority interrupt.

ORG SJMP	00h Start		
Org	30h		
Start :			
ORL SETB SETB SETB SETB SETB SETB SETB	PCON, PS ES ET1 EX1 ET0 EX0 EA	#08h	<pre>;Enable Power-fail Warning by setting EPFW ;Set Serial Port Interrupt to High Priority ;Enable Serial Port Interrupt ;Enable Timer 1 Interrupt ;Enable External Interrupt 1 ;Enable Timer 0 Interrupt ;Enable External Interrupt 0 ; Globally enable interrupts</pre>

### 10.4 Timers

The microprocessor disables timer activity (excluding the Watchdog) and serial port communication on a reset. Therefore, each timer (and serial port, if used) must be reinitialized as part of the reset routine. This is covered in detail in the User's Guide section on Timers and Serial I/O respectively. Shown here is an example of Timer and Serial Port setup. In this example, Timer 0 is set up to generate a 10ms interrupt. Timer 1 is setup to generate 9600 baud for the serial port. The serial port is set up for asynchronous communication with a PC (mode 1). A crystal frequency of 11.0592MHz is assumed.

ORG SJMP	00h Start		
Org	30h		
Start :			
SETB SETB SETB MOV	PS ES ETO TMO,	#00100001b	<pre>;Set Serial Port Interrupt to High Priority ;Enable Serial Port Interrupt ;Enable Timer 0 Interrupt ;Select Timer 1 mode 2 - 8 bit auto-reload, ; Timer 0 mode 1 - 16 bit manual reload</pre>
MOV MOV	TH1, TL1,	#0FDh #00h	;Setup 9600 baud ; " "
MOV MOV	THO, TLO,	#0DBh #0FFh	<pre>;Select a 10 ms count. 9216 counts = 10 ms ; 9216d counts = 2400h counts (FFFFh-2400h = ; DBFFh) . Timor 0 ISP must relead DPFFh manually</pre>
MOV	SCON,	#01010011b	; TXD and RXD interrupts active
MOV SETB	TCON, EA	#01010000b	;Enable the operation of both Timers ;Globally enable interrupts

## **10.5 Transient Voltage Protection**

The microprocessor provides protection from transients through a built in power-fail/power-on reset and Watchdog Timer. Each of these functions should be initialized by the user as part of the reset routine. The following code demonstrates the set up for a user that will support the Watchdog function.

ТА	EQU	0C7h	
ORG SJMP	00h Start		
Org Start :	30h		
MOV MOV ORL	TA, TA, IP,	#0Aah #55h #80h	;Timed ; Access ;Set RWT to restart the Watchdog Timer
MOV MOV ORL	TA, TA, PCON,	#0Aah #55h #44h	<pre>;Timed ; Access ;Set POR (PCON.6) bit for power-on reset detect ; and enable Watchdog Timer by setting EWT   (PCON.2)</pre>

### 11. INTERRUPTS

The secure microcontroller family follows the standard 8051 convention for interrupts (with one extra) and is fully compatible. An interrupt stops the normal flow of processing and allows software to react to an event with special processing. This event can be external, time-related, or the result of serial communication. However, the interrupt will not be performed until the completion of the current instruction. This is discussed in more detail below. For each interrupt, there is an interrupt vector location. When an interrupt occurs, the CPU performs a call to the corresponding vector address. Since the vector addresses are only 8 bytes apart, these ISRs typically use a jump to another more location in program memory where the interrupt service routine (ISR) is stored. An ISR performs special processing associated with the event that caused the interrupt. When the ISR is complete, the user returns control to the main program using an RETI instruction. This is the last instruction in an ISR and it performs two functions. First, it returns control to the main program preempted by the interrupt. Second, the RETI clears the interrupt condition, allowing the CPU to respond to other interrupts.

There are six interrupt vector locations in a secure microcontroller. Each interrupt generally has an enable-control bit, a status flag bit, and a priority bit. Except for the new Power-fail Interrupt, the enable-control bits are located in the IE register and the priority bits are located in the IP register. The flags are located in various SFRs. In the case of the Serial Interrupt, there are two sources with the same vector, but a separate flag indicates the source of the event. Each ISR vector has a unique physical address. For example, the External interrupt 0 vector is location 0003h, but the Timer 0 vector is 000Bh. Also note, the flags correspond to the event, not the interrupt. These flags will be activated even if a particular interrupt is not enabled so that software can poll the event. The flags (except serial port) are cleared when the CPU calls to the interrupt vector.

INTERRUPT SOURCE	VECTOR ADDRESS	FLAG	FLAG LOCATION
External Interrupt 0	0003h	IE0	TCON.1
Timer Interrupt 0	000Bh	TF0	TCON.5
External Interrupt 1	0013h	IE1	TCON.3
Timer Interrupt 1	001Bh	TF1	TCON.7
Serial I/O	0023h	RI & TI	SCON.0, SCON.1
Power-fail Warning	002Bh	PFW	PCON.5

### **11.1 Interrupt Sources**

As shown above, there are two external interrupts, two timer interrupts, two serial communication interrupts, and a power-fail interrupt. To use an interrupt (except PFW), the software must globally enable the interrupt function by setting the EA bit (IE.7). EA is cleared to logic 0 by all resets. Next, each individual interrupt must be enabled by using the other bits of the interrupt enable (IE) SFR. Each source has a corresponding bit that must be set to logic 1. These are listed below.

INTERRUPT SOURCE	ENABLE BIT	LOCATION
External Interrupt 0	EX0	IE.0
Timer Interrupt 0	ET0	IE.1
External Interrupt 1	EX1	IE.2
Timer Interrupt 1	ET1	IE.3
Serial Port Interrupt	ES	IE.4
Power-fail Interrupt	EPFW	PCON.3

## 11.2 External Interrupts

The two external interrupts are  $\overline{INT0}$  and  $\overline{INT1}$ . They correspond to P3.2 and P3.3 respectively. These pins become interrupts when the respective interrupt is enabled. Otherwise, they are simply port pins. No other special action is required. Each pin is sampled once per machine cycle when the interrupts are enabled. Setting the EX0 bit to logic 1 enables  $\overline{INT0}$ . Setting the EX1 bit to logic 1 enables  $\overline{INT1}$ . These bits are located at IE.0 and IE.2, respectively. The external interrupts each have a status flag that indicates that the condition has occurred. The flags are IE0 at TCON.1 and IE1 at TCON.3. These flags are set to logic 1 when the interrupt condition occurs. They are cleared when the CPU calls to the appropriate interrupt vector.

The external interrupts can be programmed to respond to falling-edge or low-level activation. ITO (TCON.0) and IT1 (TCON.2) control the edge/level nature of INT0 and INT1, respectively. When ITn is logic 0, the associated interrupt is low-level activated. This causes the IEn flag to be set for as long as the INTn pin remains logic 0. The interrupt (if enabled) will remain active during this period. Note that the level interrupt is not latched. Thus the pin must be held in a low state until the ISR can be activated. If the INTn pin is brought to logic high prior to beginning the ISR, there will be no interrupt. If INTn is left at logic low after the RETI instruction of the ISR, another interrupt will be activated after one instruction is executed.

Setting the INTn bit to logic 1 causes the external interrupt to be edge activated. This causes the device to detect a falling edge on the INTn pin. This edge condition is latched until the interrupt is serviced. Thus in edge mode, the INTn pin can go from logic 1 to logic 0, then back to logic 1 and the interrupt will still be active. After the falling-edge has been detected, the INTn pin is subsequently ignored until after the ISR is complete. The edge detector is actually a "pseudoedge" detector. Since the pin is actually sampled, the condition must be a logic high for at least one machine cycle and logic low for at least one machine cycle in order to guarantee recognition of the falling edge. The IEn flag is automatically cleared when the interrupt is serviced.

## 11.3 Timer Interrupts

The secure microcontroller, like the 8051, has two internal timers. These timers can each generate an interrupt when the value in the timer registers overflows. When the Timer 0 overflows, the TF0 flag is set to al logic 1. Likewise for the TF1 flag with respect to Timer 1. TF0 is located at TCON.5 and TF1 is located at TCON.7. These flags indicate the overflow condition. If the corresponding timer interrupt is desired, then ET0 at IE.1 and ET1 at IE.3 must be set to logic 1, respectively. When set, the timer overflow will cause an interrupt to the appropriate vector location. If the interrupt is active, the CPU automatically clears the flag.

## 11.4 Serial Port Interrupts

The on-chip serial port generates an interrupt when either a word is received or a word is transmitted. The interrupt is effectively a logical OR of the two conditions. Each condition has its own flag. The flags operate regardless of whether the interrupt has been enabled. RI is located at SCON.0 and represents a serial word received. TI is located at SCON.1 and represents a serial word transmitted. Each flag is set to logic 1 to indicate an active state. Since there are two flags for one interrupt, these flags are used by the ISR to determine the cause of the interrupt. The flags must be cleared by software to clear the interrupt condition. Setting the ES bit at IE.4 to logic 1 activates the serial interrupt.

### 11.5 Power-Fail Warning Interrupt

The secure microcontroller family adds a new interrupt, the early warning power-fail interrupt (PFW), to the standard 8051 collection. During a power-down or brown out, as  $V_{CC}$  is falling, the secure microcontroller can generate an early warning power-fail interrupt. This allows the software to save critical data prior to entering a reset condition. Since the NV RAM is not affected by a reset, this data is effectively saved. Software can use the PFW to save the current routine, current data, shut off external functions, or simply to enter a known region of memory for the power-down. It is used in conjunction with the power monitor and nonvolatile memory.

Setting the EPFW bit at PCON.3 to logic 1 enables PFW. The PFW flag is located at PCON.5. Whenever  $V_{CC}$  drops below the  $V_{PFW}$  voltage threshold, the PFW flag is set to logic 1. This flag is cleared when read by software. If the voltage is still below the  $V_{PFW}$ , the flag will again be set immediately. This occurs regardless of whether the interrupt is enabled. The  $V_{PFW}$  voltage is different for each member of the secure microcontroller family. Check the electrical specifications for details. Note that the EA global-enable bit does not control the PFW interrupt. It can only be enabled or disabled using the EPFW bit.

### **11.6 Simulated Interrupts**

Except for PFW, any interrupt can be forced by setting the corresponding flag to logic 1 in software. This causes the code to jump to the appropriate interrupt vector. Clearing the appropriate flag manually will clear a pending interrupt. Note that the PFW flag cannot be written by software.





### Interrupt Enable Control Bits

All bits are read/write at any time and are cleared to 0 following any hardware reset.

IE.7 Enable All Interrupts	<b>EA</b> When set to 1, each interrupt except for PFW may be individually enabled or disabled by setting or clearing the associated IE.x bit. When cleared to 0, interrupts are globally disabled and no pending interrupt request will be acknowledged except for PFW.
IE.4 Enable Serial Interrupt	<b>ES</b> When set to 1, an interrupt request from either the serial port's TI or RI flags can be acknowledged. Serial I/O interrupts are disabled when cleared to 0.
<b>IE.3</b> Enable Timer 1 Interrupt	<b>ET1</b> When set to 1, an interrupt request from Timer 1's TF1 flag can be acknowledged. Interrupts are disabled from this source when cleared to 0.
<b>IE.2</b> Enable External Interrupt 1	<b>EX1</b> When set to 1, an interrupt from the IE1 flag can be acknowledged. Interrupts are disabled from this source when cleared to 0.
<b>IE.1</b> Enable Timer 0 Interrupt	<b>ET0</b> When set to 1, an interrupt request from Timer 0's TF0 flag can be acknowledged. Interrupts are disabled from this source when cleared to 0.
<b>IE.0</b> Enable External Interrupt 0	<b>EX0</b> When set to 1, an interrupt request from the IE0 flag can be acknowledged. Interrupts are disabled from this source when cleared to 0.

#### **11.7 Interrupt Priorities**

The secure microcontroller provides a three priority interrupt scheme. Multiple priority levels allow higher priority sources to interrupt lower priority ISRs. The Power-fail Warning Interrupt automatically has the highest priority if enabled. The user can program the remaining interrupts to either high or low priority. The priority scheme works as follows. The ISR for a low priority source can be interrupted by a high priority source. A low priority ISR cannot be interrupted by another low priory source. Neither can a high priority ISR be interrupted by a another high priority source. The PFW source will interrupt any ISR if activated.

In the case of simultaneous interrupt requests, the microcontroller has a natural scheme to arbitrate. First, if high and low priority interrupt requests are received simultaneously, then the high priority source will be serviced. If two or more requests from equal priority sources are received, the following natural priority scheme will be used to arbitrate.

Each interrupt priority is determined by an individual bit as in the following table. Setting the appropriate bit to a logic 1 will cause that interrupt to be high priority.

PRIORITY	FLAG	INTERRUPT SOURCE		
1	PFW	Power-Fail Warning		
2	IE0	External Interrupt 0		
3	TF0	Timer 0 Interrupt		
4	IE1	External Interrupt 1		
5	TF1	Timer 1 Interrupt		
6	RI+TI	Serial I/O Interrupt		

#### Interrupt Priority Control Bits

All bits are read/write at any time and are cleared to 0 following any hardware reset.

<b>IP.4</b>	<b>PS</b>
Serial Port Priority	Programs Serial Port interrupts for high priority when set to 1. Low priority is selected when cleared to 0.
<b>IP.3</b>	<b>PT1</b>
Timer 1 Priority	Programs Timer 1 interrupt for high priority when set to 1. Low priority is selected when cleared to 0.
<b>IP.2</b>	<b>PX1</b>
External Interrupt 1 Priority	Programs External Interrupt 1 for high priority when set to 1. Low priority is selected when cleared to 0.
<b>IP.1</b>	<b>PT0</b>
Timer 0 Priority	Program Timer 0 interrupt for high priority when set to 1. Low priority is selected when cleared to 0.
<b>IP.0</b>	<b>PX0</b>
External Interrupt 0 Priority	Programs External Interrupt 0 for high priority when set to 1. Low priority is selected when cleared to 0.

#### 11.8 Interrupt Acknowledge

The various interrupt flags are sampled an latched once every machine cycle, specifically during clock phase S5P2 (see CPU timing section) regardless of other interrupt related activity. Likewise, the latched states of the flags are polled once every machine cycle for the sampling that took place during the previous machine cycle.

A complete interrupt acknowledge sequence consists of a total of four machine cycles, labeled as IA1, IA2, IA3, and IA4 in <u>Figure 11-2</u>. The various interrupt flags are sampled and latched once every machine cycle, specifically during clock phase S5P2. This is shown in the diagram as IA1. If one or more pending interrupt registers are latched, then during the following machine cycle (IA2) priority is resolved between one or more active interrupt requests.

Also during IA2, the hardware checks the state of the machine to insure that the following criteria are met before servicing the pending interrupt:

- a) The current cycle is not part of an instruction within an interrupt service routine of an interrupt of equal or higher priority.
- b) The current cycle is not the final machine cycle of an instruction that accesses the IP or IE registers.

If the above criteria are met during IA2, then a long call will be executed during IA3 and IA4 to the vector location of the pending interrupt of highest priority and the interrupt acknowledge sequence will be complete. If the criteria during IA2 are not met, then the interrupt acknowledge sequence is aborted and the interrupt request latches will be polled on the next machine cycle (which would have been IA3).

Figure 11-2. Interrupt Acknowledge Sequence



The first criteria for the continuation of an interrupt acknowledge cycle maintains the priority relationship between interrupts and their priority level assignment. As a result, pending interrupt sources cannot be acknowledged during the execution of service routines of interrupts that are of equal or higher priority. Interrupt acknowledges are not allowed during an RETI instruction or during instructions which access IP or IE in order to insure that at least one more instruction will be executed before an interrupt is serviced.

The interrupt request flags are sampled and latched during every machine cycle regardless of the other interrupt activity on the device. Each time an attempt acknowledge takes place during IA2, it is based on the latched value of the flags during the previous machine cycle. If the interrupt acknowledge does not take place for one of the reasons cited above, the request flag will become subsequently inactive and the interrupt will have been lost and will not be serviced.

When an interrupt request is acknowledged, a long call is executed to the interrupt vector location and the 2-byte return address is pushed onto the stack. In addition, an internal flag is set which indicates the interrupt source that is being serviced. Execution then proceeds from the interrupt vector location. At the conclusion of the interrupt service routine, an RETI instruction should be performed to return control to the main program. The RETI performs the same action as a RET, but performs the additional operation of clearing the interrupt-in-service flag to inform the hardware that a service routine is no longer in progress. Therefore, an RETI should always be used to terminate an interrupt service routine.

Higher priority interrupts, which are enabled, can interrupt lower priority interrupts. According to this rule, a higher priority interrupt could become pending just prior to machine cycle IA3 during an interrupt acknowledge of a lower priority interrupt. This would cause the hardware to vector to the higher priority service routine during the two machine cycles just after the long call to the lower priority interrupt so that no instruction within the lower priority interrupt service routine would have been executed.

## 12. PARALLEL I/O

The secure microcontroller provides four 8-bit bidirectional ports for general-purpose I/O functions. Each port pin is bit and byte addressable using four SFRs that control the respective port latch. Each bit has an associated latch (accessed via SFR), input buffer circuit, and output driver circuit. Ports 0, 2, and 3 also have alternate functions that can be used in place of general I/O. All of the SFR latches for the parallel port pins are written with 1's during a hardware reset. Figure 12-1 through Figure 12-4 illustrates functional circuit diagrams for bits within each of the four I/O ports. Port 1 has no alternate function; it is always available for parallel I/O functions.

Ports 0 and 2 can serve as a multiplexed Expanded Memory bus for applications needing memory mapped I/O. In the DS5001/2FP the Ports 0 and 2 can also serve as a slave RPC interface to a host microprocessor. Port 3 pins each have individual, optional functions described below. Enabling the optional function by writing a 1 to the associated latch bit in the Port 3 SFR automatically converts the I/O pin into its alternate function. For example, enabling the serial port automatically converts P3.0 and P3.1 into the RXD and TXD function. Alternate functions pins and general I/O pins can be enabled independent of each other. Enabling selected pins to perform their alternate function leaves the other as bit addressable I/O pins.

PIN	NAME	FUNCTION			
P3.7	RD	Expanded Data Memory Read Strobe			
P3.6	WR	Expanded Data Memory Write Strobe			
P3.5	T1	Timer/Counter 1 Input			
P3.4	Т0	Timer/Counter 0 Input			
P3.3	INT1	External Interrupt 1 Input			
P3.2	ĪNT0	External Interrupt 0 Input			
P3.1	TXD	Serial Port Transmit Data			
P3.0	RXD	Serial Port Receive Data			

In many cases it may be desirable to use a combination of pure I/O and alternate function pins on port 3. For example, a user may decide to use the serial port and INTO pins, leaving 5 pins available for use as general purpose I/O (assuming P3.6 and P3.7 are not being used to access external memory). SETB and CLR commands can be used to access the general I/O pins without any effect on the pins being used in their alternate function. If the MOV command is used to write to port 3, however, software must always write a logic 1 to the pins that are being used in their alternate function. Failure to do so will disturb their function, resulting in serial port data corruption or disabling of the alternate function in the case of other pins.





Figure 12-2. Port 1 Functional Circuitry







## Figure 12-4. Port 3 Functional Circuitry



## 12.1 Output Functions

Slightly different output buffer structures are implemented for the four parallel I/O ports. When the pins are used strictly for parallel I/O, ports 1, 2, and 3 have internal weak pullup devices. Port 0, on the other hand, has a totem-pole output structure. When used as outputs, all port pins will drive the state to which the associated SFR latch bit has been set except for Port 0 which will only drive low. *Port 0 requires a pullup to drive high when used as parallel I/O*. Port 0 functions as true I/O when used as the multiplexed address/data bus.

When an instruction is executed that writes a new value to the SFR latch for a parallel I/O port, the write actually occurs at S6P2 of the final machine cycle of the instruction. There is an additional delay in that the output buffers only sample the state of the latch's output during Phase 1 of any given clock period. As a result, the new value that is written to the latch will appear on the pin at S1P1 of the machine cycle following the final cycle of the instruction that performs the write to the port latch. See the section on CPU timing for clock details.

Port 1, 2, and 3 activate additional high-current pullup devices when a write operation to the port necessitates a 0-to-1 transition on the I/O pin in order to speed up the transition time. The structure of these devices is illustrated in Figure 12-5. The pullup structure is comprised of three pFET devices that are turned on when a logic 0 is applied to their gates and turned off when a 1 is applied. An n-channel device is used to drive a 0 on the pin and is turned on and off in the inverse sense of the pFET. When a 1 is applied, the n-channel FET is turned on and it is turned off when a 0 is applied.

Following a 0-to-1 change in the state of the latch bit, transistor P1 will be turned on for two oscillator periods. This extra pullup device can source about 10mA (100 times more current than the normal P3 device). While P1 is turned on, it will in turn activate P3. The gate and P3 form a latch when P1 is turned off so that the state will be maintained on the pin.

P2 is a very weak pullup device (about 1/10 the strength of P3) whose sole purpose is to restore a 1 to the pin should a negative glitch cause a 1 to be lost by forcing the latch to a 0 state.

When an access on the Expanded bus takes place, the pins of Port 0 and Port 2 are driven with address/data information. Port 2 outputs the most significant eight bits of address while Port 0 is timemultiplexed with the least significant eight bits of address and data. When 1s are output on Port 2 for address bits during these cycles, strong current drivers are employed. The information in the Port 2 SFR latch is unchanged during these cycles. Port 0 also employs strong output drivers for 1s during these cycles. However, a value of 0FFH will be written to the Port 0 SFR latch, destroying any previous information that was written into it.



Figure 12-5. Parallel Port Output Buffers (Ports 1, 2, and 3)

#### 12.2 Input Function

Any port pin can be used as a general purpose input by simply writing a logic 1 into the associated SFR latch. Ports 1, 2, and 3 have weak pullups, so they will go to a logic 1 state. However, the pullup is sufficiently weak that an external circuit can easily overdrive it with a logic 0. Thus an output of 1 and an input are the same state. After setting the latch to a 1, the port can be read. If an external circuit drives high, reading the port will show a 1. If the external circuit drives low, the internal pullup will be overcome and the pin will be low. Thus the read operation will see a logic 0. Port 0 is different in that it has no pullup. Thus writing a 1 into the Port 0 latch causes the pin to tri-state. An external pullup should be used. In the input state, the external circuit would overdrive the external pullup on Port 0.

It can be seen in Figure 12-1 through Figure 12-4 that the CPU can read the latch or the pin. These need not have identical values. A normal read instruction reads the state of the pin. It neither reads nor modifies the state of the latch. For example, if software writes the latch of Port 1 with an FFh, the port will output all high values, and also be configured as an input. If an external circuit pulls down the lower four bits, a read instruction would see F0h. The latch would still contain FFh. If the external circuit were to release the four lower bits, the port would return to the value of FFh.

There are a selected number of instructions that read the latch instead of the pin. These are called Read-Modify-Write instructions. These instructions read the state of the latch, possibly modify it, then write the result back to the latch. This means that the operation takes place on the value that was originally written to the latch by the software.

MNEMONIC	DESCRIPTION			
ANL	Logical AND			
ORL	Logical OR			
XRL Logical Exclusive OR				
JBC	Branch if Bit Set and Clear (bit)			
CPL	Complement Bit			
INC	Increment			
DEC	Decrement			
DJNZ	Decrement and Branch if not Zero			
MOV PX.n,C	Move Carry Bit to bit n of Port X			
CLR PX.n	Clear bit n in Port X			
SETB PX.n	Set bit n in Port X			

#### 12.3 Read-Modify-Write Instructions

### 12.4 Reprogrammable Peripheral Controller (RPC)

The reprogrammable peripheral controller (RPC) mode of the DS5001FP and DS5002FP emulate the 8042 slave hardware interface commonly used in IBM-compatible PCs for control of peripherals such as a keyboard or a mouse device. In addition to a direct interface to the PC AT bus, the device brings the advantages of up to 128kB of reprogrammable, nonvolatile program and data memory to intelligent peripheral control. The nonvolatile data memory accessed by the device can be used for system configuration, hard disk setup parameters, or even maintenance records.

In operating as a slave controller, the device communicates with a host processor via three resource registers: data bus-buffer in (DBBIN), data bus-buffer out (DBBOUT), and status (STATUS). The host may read data or status and write data or commands. The STATUS register provides information about DBBIN, DBBOUT, and user-defined flags. Both DBBIN and DBBOUT share special function register address 80H with Port 0. The context will determine which register is used. The STATUS register is at SFR location 0DAH.

To enable the RPC mode, the RPCON bit in the RPCTL register (see *RPC Control Register–RPCTL (Address 0D8H)*) must be set to 1. At this time, Ports 0 and 2 are reconfigured to emulate the 8042 hardware interface as shown in Figure 12-6. Port 0 becomes an 8-bit data bus that can connect directly to a PC data bus. Port 2 provides the control and address information for the data bus. Both ports are true bidirectional I/O devices in this mode. Normal operation of these ports is suspended when RPC mode is enabled. The modified port functions are described as follows:

Port 0	<b>D0–7</b> This is the 8-bit bidirectional data bus of the RPC. It can interface directly to a PC or other host.
Port 2.0	A0 Address input used to determine whether the data bus word is data or command/status.
Port 2.1	$\overline{CE}$ If a multiple RPC mode environment is required, this input can be used to select an individual DS5001 on a common bus.
Port 2.2	$\overline{RD}$ Input that allows the host to read data or status from the DBBOUT or STATUS.

Port 2.3	$\overline{\mathbf{WR}}$ Input that allows the host to write data or commands to DBBIN.
Port 2.4	<b>OBF</b> Output flag that indicates to a host that the output buffer is full and should be read.
Port 2.5	$\overline{\mathbf{IBF}}$ Output that indicates to a host that the input buffer is empty.
Port 2.6	<b>DRQ</b> Output that indicates to a host that a DMA is required.
Port 2.7	$\overline{\mathbf{DACK}}$ Input that indicates to the DS5001 that the host has granted a DMA.

### Figure 12-6. Use of the RPC Mode



### Table 12-A. Use of the RPC Mode

CE	RD	WR	A0	REGISTER
0	0	1	0	Data Out
0	0	1	1	Status
0	1	0	0	Data In
0	1	0	1	Command In
1	Х	Х	Х	No Register

### 12.5 RPC Interrupts

RPC mode provides an additional interrupt to the standard secure microcontroller set. An input buffer-full interrupt (IBF) will be performed (if enabled) when data is written to the DBBIN from a host. When enabled, this interrupt replaces the Timer 1 interrupt (vector location 1BH). Regardless of whether this interrupt is enabled, future writes are locked out of the secure microprocessor until the DBBIN is ready. The device provides two outputs to interrupt the host system as needed. These are output buffer full (OBF) and input buffer empty (IBF).

ST7	ST6	ST5	ST4	IAO	FO	IBF	OBF	
RPS.7-4:		General purpose status bits that can be written by the DS5001/2 and can be read by the external host.						
Initialization:		Cleared wh	Cleared when RPCON=0.					
Read Access:		Can be read	l by the DS500	01/2 and host Cl	PU when RPC	mode is invoke	ed.	
Write Access:		Can be writ	ten by the DS5	5001/2 when RI	PC mode is inv	oked.		
RPS.3:		<b>IA0</b> Stores the v write occur	<b>IA0</b> Stores the value of the external system A0 for the last DBBIN Write when a valid write occurs (as determined by the IBF flag).					
Initialization:		Cleared wh	en RPC=0.					
Read Access:		Can be read	l by the DS500	1/2 and host C	PU when in RF	°C mode.		
Write Access:		Automatica otherwise.	Automatically written when a valid DBBIN Write occurs. Cannot be written otherwise.					
<b>RPS.2:</b>		<b>F0</b> General purpose flag written by the DS5001/2 and read by the external host.						
Initialization:		Cleared wh	Cleared when RPC=0.					
Read Access:		Can be read	Can be read by the DS5001/2 and host CPU when in RPC mode.					
Write Access:		Can be written by the DS5001/2 when in RPC mode.						
RPS.1:		<b>IBF</b> Input Buffer Full Flag is set following a write by the external host, and is cleared following a read of the DBBIN by the DS5001/2.						
Initialization:		Cleared wh	en RPC=0.					
Read Access:		Can be read	Can be read by the DS5001/2 and host CPU when in RPC mode.					
Write Access:		Written automatically as part of the RPC communication. Cannot be set by the application software.						

#### **RPC Status Register—Status (0DAH)**

<b>RPS.0:</b>	<b>OBF</b> Output Buffer Full Flag is set following a write of the DBBOUT by the DS5001/2, and is cleared following a read of the DBBOUT by the external host.
Initialization:	Cleared when RPC=0.
Read Access:	Can be read by the DS5001/2 and host CPU when in RPC mode.
Write Access:	Written automatically as part of the RPC communication. Cannot be set by the application software.

#### 12.6 RPC Protocol

Data is written to the microprocessor by the host CPU and is placed in the DBBIN. At this time, the IBF flag is set in the RPC Status Register. If enabled by the IBI bit in the RPCTL register, an IBI interrupt will occur. No further updates of the DBBIN will be allowed until the buffer is read by the microprocessor. Once read, the IBF flag will be cleared. When the DBBOUT is written to by the microprocessor, the OBF is set in the RPC Status Register (STATUS). No future writes are allowed until the DBBOUT is read by the external host. The OBF is cleared when such a read takes place.

The RPC mode provides a simple interface to a host processor. In general, four control bits specify the operation to be performed. This works as shown in Figure 12-6.

These conditions provide the basis of a complete slave interface. The protocol for such communications might operate as follows:

- 1) Host processor reads STATUS.
- 2) If DBBIN is empty (IBF = 0), host writes a data or command word to DBBIN.
- 3) If DBBOUT is full (OBF = 1), host reads a word from DBBOUT.
- 4) RPC detects IBF flag via interrupt or polling. Input data or command word is processed.
- 5) RPC recognizes OBF = 0, and writes a new word to DBBOUT.

Timing diagrams in RPC AC electrical specifications illustrate the operation of the RPC mode bus transfers. A DBBOUT read places the contents of DBBOUT on the data bus and clears OBF. A STATUS register read places the contents of the STATUS register on the data bus. A write to DBBIN causes the contents of the data bus to be transferred to the DBBIN, and the IBF flag (STATUS) is set. A command write operates in the same way. The DS5001FP or DS5002FP can deter-mine whether the write was data or command by examining the IA0 bit in the STATUS register. This bit will be equal to the A0 input of the most recent valid host write operation.

#### 12.7 DMA Operation

If DMA transfers are required, the RPC mode can support them. DMA transfers are initiated by setting the DMA bit in the RPCTL register. The DRQ output is de-asserted at this time. DRQ can be asserted by writing a 1 to the DRQ line (P2.6) from software. The host CPU must respond by pulling the  $\overline{DACK}$  input low. Data can then be transferred according to the user's required protocol. DMA mode can be cancelled by clearing the DMA bit, by a reset, or by clearing the RPCON bit of the RPCTL control register to leave the RPC mode.

# **RPC Control Register—RPCTL (0D8H)**

RNR	 EXBS	AE	IBI	DMA	RPCON	RG0
DDCTL 4	<b>IDI</b>					
RPCTL.3:	IBI					
	When using	g the RPC mod	e, an interrupt	may be require	d for the Input	Buffer Flag.
	This interru	ipt is enabled b	y setting the in	put buffer inte	rrupt (IBI) bit.	At this time,
	the timer 1	interrupt is di	sabled, and thi	s RPC mode in	nterrupt is used	in its place
	(vector loca	tion 1BH). Th	is bit can be set	t only when the	e RPCON bit is	set.
Initialization:	Cleared on	all resets, and	when the RPCO	ON bit is cleare	ed.	
Read Access:	Can be read	l at any time.				
Write Access:	Can be writ	ten when RPC	mode is enable	ed (RPCON $=$	1).	
RPCTL.2:	DMA					
	This bit is set to enable DMA transfers when RPC mode is invoked. It can only be					
	set when R	PCON = 1.				
Initialization:	Cleared on	all resets, and	when the RPC	is cleared.		
Read Access:	Can be read at any time.					
Write Access:	Can be written when RPC mode is enabled (RPCON $= 1$ ).					
RPCTL.1:	RPCON					
	Enable the	8042 I/O proto	ocol. When set	, Port 0 becom	es the data bus	s, and Port 2
	becomes the	e control signa	ls as shown in	Figure 12-6.		
Initialization:	Cleared on	all resets.				
Read Access:	Can be read at any time.					
Write Access:	Can be written at any time.					
### 13. PROGRAMMABLE TIMERS

### **13.1 Functional Description**

The secure microcontroller incorporates two 16-bit timers called Timer 0 and Timer 1. Both can be used to generate precise time intervals, measure external pulse widths, or count externally applied pulses.

Each programmable timer operates either as a "timer," in which time periodic interrupts may be generated or as a "counter," in which the timer register is incremented when transitions are detected on an external input pin.

When a programmable timer is operating as a timer, the least-significant timer register is incremented once every machine cycle or at 1/12 the frequency of the clock oscillator. When a 12MHz crystal is used, the register will be incremented once every 1µs.

When counter operation is selected, the least-significant timer register is incremented each time that a 1to-0 transition is detected on the corresponding input pin that may be assigned for the timer (T0 for Timer 0, T1 for Timer 1). These pins are the optional function of P3.4 and P3.5 respectively. The timing of the "counter" mode is internally synchronized to the machine cycles. During S5P2 of every machine cycle, the external input pin is sampled. A 1-to-0 transition is defined as a 1 detected during a machine cycle followed by a 0 detected in the S5P2 clock phase of the next machine cycle. The new count value in the timer register will be present during clock phase S3P1 of the next successive (or third) machine cycle. See the section on timing for details.

The TMOD and TCON SFRs are used to control the initialization of the two programmable timers. A summary of the bits contained in TMOD is shown in *TMOD Register Control Bit Summary*. The relevant TCON register bits are depicted in *TCON Register Control/Status Bits*. Each Timer has four control bits associated with it including  $C/\overline{T}$ , GATE, M1, and M0.  $C/\overline{T} = 1$  selects counter operation and  $C/\overline{T} = 0$  selects timer operation.

A separate GATE bit in the TMOD register is provided for each timer. These bits enable an associated external interrupt input pin as a gating control for the timer or counter function. The P3.2 ( $\overline{INT0}$ ) pin operates in conjunction with Timer 0 while the P3.3 ( $\overline{INT1}$ ) pin operates with Timer 1. When the Timer Run bit (TRn) and GATE are both set to 1, the timer or counter function will be enabled only during the times that the associated interrupt input pin is at a 1 level. When the Timer function is selected, the GATE bit provides a means of measuring the widths of logic 1 pulses applied to the interrupt pin in units of machine cycles. When the counter function is selected, the pulse is measured in units of 1-to-0 transitions detected on the external counter input pin.

Both of the programmable timers have M1, M0 control bits in the TMOD register which are used to select one of the four operating modes described below.

# **TMOD Register Control Bit Summary**

TMOD.7 (Timer 1); TMOD.3 (Timer 0) Gate Control Initialization:	<b>GATE</b> When set to 1 with TRns=1, timer/counter's input count pulses will only be delivered while a 1 is present on the $\overline{INT}$ pin. When cleared to 0, counter pulses will always be received by the timer/counter as long as TRn=1. Cleared to 0 on any reset.
TMOD.6 (Timer 1);	
<b>TMOD.2</b> ( <b>Timer 0</b> ):	$C/\overline{T}$
Counter/Timer Select	When set to a 1, the counter function is selected for the associated programmable
Initialization	timer; when cleared to 0, the timer function is selected.
Initialization.	Cleared to 0 on any reset.
TMOD.5, TMOD.4	Timer 1 Mode Control
Mode Select	These bit select the operating mode of the associated timer/counter as follows:
	M1 M0
	0 0 Mode 0: Eight bits with 5-bit prescale
	0 1 Mode 1: 16 bits with no prescale
	1 0 Mode 2: Eight bits with auto-reload
- · · · · ·	I I Mode 3: Timer I - Stopped
Initialization:	Cleared to 0 on any reset.
TMOD.1, TMOD.0	Timer 0 Mode Control
Mode Select	These bit select the operating mode of the associated timer/counter as follows:
	M1 M0
	0 0 Mode 0: Eight bits with 5-bit prescale
	0 1 Mode 1: 16 bits with no prescale
	1 0 Mode 2: Eight bits with auto-reload
	1 1 Mode 3: Timer 0 - Two 8-bit timers
Initialization:	Cleared to 0 on any reset.

### **TCON Register Control/Status Bits**

TCON.7 Timer 1 Overflow Flag	<b>TF1</b> Status bit set to 1 when Timer 1 overflows from a previous count value of all 1's. Cleared to 0 when CPU vectors to Timer 1 Interrupt service routine.
Initialization:	Cleared to 0 on any type of reset.
TCON.6	TR1
Timer 1 Run Control	When set to a 1 by software, Timer 1 operation will be enabled. Timer 1 is disabled when cleared to 0.
Initialization:	Cleared to 0 on any type of reset.
TCON.5	TFO
Timer 0 Overflow	Status bit set to 1 when Timer 0 overflows from a previous count value of all 1's. Cleared to 0 when CPU vectors to Timer 0 interrupt service routine.
Initialization:	Cleared to 0 on any type of reset.
TCON.4	TRO
Timer 0 Run Control	When set to 1 by a software, Timer 0 operation is enabled. Timer 0 is disabled when cleared to 0.
Initialization:	Cleared to 0 on any type of reset.

### 13.2 Mode 0

<u>Figure 13-1</u> is a block diagram of a timer/counter operating in Mode 0. Mode 0 configures either programmable timer for operation as a 13-bit timer/counter. For Timer 0, selection of Mode 0 configures bit 4–0 of TL0 as bits 4–0 respectively of the 13-bit timer/counter register. In addition, bits 7–0 of TH0 are configured as bits 12–5 respectively of the 13-bit timer/counter register. Bits 7–5 of TL0 are indeterminate and should be ignored when read. All of the timer/counter bits are cleared to 0 by a hardware reset. When the TR0 bit is set with either GATE = 0 or  $\overline{INT0} = 1$ , the 13-bit register will be incremented as each count is received. The previous value of the 13-bit register is the TR0 bit is set to a 1 from a previous 0 condition.

When the 13-bit timer/counter reaches a value of 1FFFH (all 1s) the next count received will cause the value to roll over to 0000 and the TF0 flag will be set. Additionally, an interrupt will be generated if it had been enabled.

Mode 0 operation for Timer 1 is functionally identical to that described for Timer 0. TH1 and TL1 are used to form the 13-bit register as just described for Timer 0. Likewise, TR1, TF1, and INT1 perform the functions described for TR0, TF0, and INT0.

### 13.3 Mode 1

Mode 1 for both programmable timers operates in an identical fashion described for Mode 0, except Mode 1 configures a 16-bit timer/counter register. In this case, for Timer 0, TH0 contains the most significant eight bits of the count value while TL0 holds the least significant eight bits. Timer 1 uses TH1, TL1 in an identical fashion in Mode 1. Figure 13-1 is also a diagram depicting operation in Mode 1 for the timer/counters.



### Figure 13-1. Timer/Counter Mode 0 and 1 Operation

# 13.4 Mode 2

The selection of Mode 2 configures an 8-bit timer/counter with automatic reload of a value preset by software. <u>Figure 13-2</u> illustrates a functional block diagram of this operational mode. When Timer 0 is used in Mode 2, TL0 is incremented as each count is received. When the value of 0FFH (all 1s) is reached, TF0 will be set on the next count and the reload value held in TH0 will be transferred into TL0. TH0 remains unchanged until it is modified by the application software.

Timer 1 operates in an identical fashion when it is set for operation in Mode 2.



# Figure 13-2. Timer/Counter Mode 2 Operation

Figure 13-3. Timer 0 Mode 3 Operation



### 13.5 Mode 3

When Timer 0 is selected for operation in Mode 3, both TH0 and TL0 are configured independently as an 8-bit timer/counter and as an 8-bit timer. Figure 13-3 illustrates the function of Timer 0 for Mode 3 operation.

For Timer 0 in Mode 3, TL0 becomes an 8-bit timer/counter that is controlled by the Timer 0 control bits (TR0 and TF0) in the TMOD and TCON registers. TL0's count input may be assigned to either the  $12t_{CLK}$  signal or to the external T0 pin through C/T for Timer 0. In addition, the count input may be gated as a function of the INTO pin using Timer 0's GATE bit in TMOD.

TH0 becomes an 8-bit timer when Mode 3 is selected for Timer 0. TH0's input can only be the  $12t_{CLK}$  signal. TR1 and TF1 are assigned for use with TH0 as is the interrupt for Timer 1, which will be generated when TH0 overflows from all 1s.

When Timer 1 is selected for operation in Mode 3, it stops counting and holds its current value. This action is the same as setting TR1 = 0. When Timer 0 is selected in Mode 3, Timer 1's control bits are stolen as described above. As a result, Timer 1's functions are limited in this MODE. It is forced to operate as a timer whose clock in-put is 12 t<sub>CLK</sub> and it cannot generate an interrupt on overflow. In addition, it also cannot be used with the GATE function. However, it can be started and stopped by switching it into or out of Mode 3 or it can be assigned as a baud rate generator for the serial port.

# 14. SERIAL I/O

### **14.1 Function Description**

The secure microcontroller, like the 8051, includes a powerful serial I/O (UART) port capable of both synchronous and asynchronous communication. The baud rate and time-base source is fully programmable. The serial port uses P3.0 as receive data (RXD) and P3.1 transmit data (TXD). Note that no special action other than enabling the function (i.e., writing a logic 1 to the corresponding port pins) is required to make these pins become the serial port. The serial port is capable of full duplex operation in asynchronous mode and half-duplex operation in synchronous mode.

The serial port consists of a receive shift register, receive buffer, transmit shift register and control logic. An incoming serial word from an external source is shifted into the receive shift register one bit at a time. Bits are shifted at the baud rate, which is programmable. The baud rate must be programmed by user's software to match the incoming frequency or the serial data will be unintelligible. Once the word is received, the serial port transfers it into the receive buffer. At this time, the serial port can receive another byte into its shift register. At 9600 baud, receiving an asynchronous word takes 1.04ms. Thus software must read a received word within 1.04ms or it may be overwritten by another incoming word.

The transmit shift register has no buffer. Software writes into the shift register and the word is immediately shifted out. Thus software must wait until the serial word is shifted out before writing another to transmit. Both the receive buffer and the transmit shift register are located in the SFR map. Furthermore, they reside at the same address called SBUF (99h). Reading SBUF automatically transfers the word out of the serial receive buffer. Writing to SBUF automatically transfers a byte into the transmit shift register. Serial Port operation is controlled via the SCON (98h) register.

Each serial port function (receive and transmit) is capable of generating an interrupt. If enabled, the receive function interrupts the CPU when a word has been shifted in. This indicates that software should read the receive buffer. The serial port will set the RI flag bit in the SCON.0 location to indicate the source of the interrupt. The serial port will also generate an interrupt when it has completely shifted out a word. This indicates that another word can be transmitted. The serial port will set the TI flag bit at SCON.1 to indicate the source of the interrupt. Remember that the Serial Interrupt vectors to location 23h regardless of the source. The ISR must determine the cause of the interrupt from the flags mentioned above.

The serial port has four modes (Mode 0-3) of operation as shown in <u>Table 14-A</u>. Mode 0, is a synchronous mode. This means that the microcontroller serial port will supply a clock to synchronize the data I/O shifting. One clock pulse is generated per bit. The external device that is communicating with the micro must also use this clock. This mode is typically used with serial peripherals. Synchronous mode is generally capable of a higher speed communication speeds than the asynchronous modes. It generates its speed as a fixed function of 12 microcontroller oscillator clocks per bit.

MODE	SYNC/ASYNC	BAUD CLOCK	DATA BITS	START/STOP	9TH DATA BIT FUNCTION
0	SYNC	$12 t_{CLK}$	8	None	None
1	ASYNC	Timer 1 Overflow	8	1 Start, 1 Stop	None
2	ASYNC	32 $t_{CLK}$ or 64 $t_{CLK}$	9	1 Start, 1 Stop	0, 1, or parity
3	ASYNC	Timer 1 Overflow	9	1 Start, 1 Stop	0, 1, or parity

Table 14-A. Serial Port Operating Modes

Mode 1 is a 10-bit asynchronous mode using 8-bit words, one start bit, and one stop bit. The time base is generated from the Timer 1 overflow and is therefore fully programmable. A user simply loads the timer with a value that generates the required time interval at its overflow. This is the most common mode of communicating with a PC COM port or similar device. When talking to a PC in Mode 1, the PC would be set to 8-N-1 (8 bits, no parity, 1 stop). Common baud rates are 2400, 9600, and 19200 bps, but it can communicate as fast as 57,600 bps in Mode 1.

Mode 2 is an 11-bit asynchronous mode using 8 or 9-bit words and one stop bit. The time base offers a choice of two fixed relationships of either 32 or 64 oscillator clocks per bit. It is not otherwise programmable in speed. The 9<sup>th</sup> bit is selected manually. It can be set to a 1, 0, or parity. Thus Mode 2 could appear to have two stop bits by selecting the 9th bit to be a logic 1.

Mode 3 is similar to Modes 1 and 2. Like Mode 2, it uses 9-bit words instead of 8. Also like Mode 2, the 9th bit can be either 0, 1, or parity. Like Mode 1, it uses the Timer 1 mechanism to generate baud rates. This mode can be used with a PC COM port set for 8-N-2 (8 bits, no parity, two stop bits) by setting the 9th bit to a 1. It can also support 8E1 (8 bits, even parity, one stop). Parity is done by transferring the parity bit (PSW.0) to the 9th bit of the serial port (SCON.3). Since the CPU sets the parity bit to indicate an odd number of bits in the accumulator, a 9-bit serial word containing this parity bit would have even parity.

The serial port is controlled by the SCON register at SFR location 98h. The serial port begins transmission after software writes to the SBUF register. Data is always shifted out with the LSB first. Each mode is discussed in detail in *Serial Port Control Register*.

# **Serial Port Control Register**

SM0	SM1	MODE	FUNCTION	WORD LENGTH	BAUD CLOCK PERIOD				
0	0	Mode 0	Sync	8 bits	12 t <sub>CLK</sub>				
0	1	Mode 1	Async	10 bits	Timer 1 Overflow				
1	0	Mode 2	Async	11 bits	64 t <sub>CLK</sub> or 32 t <sub>CLK</sub>				
1	1	Mode 3	Async	11 bits	Timer 1 Overflow				
SCON.7, So Mode Selec Initialization	C <b>ON.6</b> t n:	<b>SM0, S</b> Used to Cleared	<b>SM0, SM1</b> Used to select the operational mode of the serial I/O port as follows: Cleared to 0 on any type of reset.						
SCON.5 Multiple Mo	CU Comm	SM2 Used to and 3. V cause R <sup>2</sup> Cleared	SM2 Used to enable the multiple microcontroller communications feature for Mode and 3. When $SM2 = 1$ , RI is activated only when serial words are received, which cause RB8 to be set to 1. Cleared to 0 on any type of reset.						
SCON.4 Receive Ena Initialization	ıble 1:	<b>REN</b> When se Cleared	<b>REN</b> When set to 1, the receive shift register is enabled. Disabled when cleared to 0. Cleared to 0 on any type of reset.						
<b>SCON.3</b> Xmit Bit 8 Initialization	1:	<b>TB8</b> Can be serial da Cleared	<b>TB8</b> Can be set or cleared to define the state of the 9 <sup>th</sup> data bit in Modes 2 and 3 of serial data word. Cleared to 0 on any type of reset.						
SCON 2		DBS							
Rcv. Bit 8		<b>RB8</b> Indicates the state of the 9th data bit received while in Mode 2 or 3 operation Mode 1 is selected with SM2=0, RB8 is the state of the stop bit which received. RB8 is not used in Mode 0.							
IIIIIaiizatioi	1.	Cleared	to 0 on any type of 1	leset.					
SCON.1 Xmit Interru	TI upt Status bit used to signal that a word has been completely shifted out in Mode is set at the end of the 8th data bit. Set when the stop bit is transmitted								
Initialization	n:	Cleared	to 0 on any type of 1	eset.					
SCON.0:		RI							
Receive Inte	errupt	Status b the rece at the m word ac	Status bit used to signal that a serial data word has been received and loaded into the receive buffer register. In Mode 0, it is set at the end of the 8 <sup>th</sup> bit time. It is se at the midbit time of the incoming stop bit in all other modes of a valid received word according to the state of SM2.						
Initialization: Cleared to 0 on any type of reset.									

Cleared to 0 on any type of reset.

### 14.2 Baud Rate Generation

As shown in *Serial Port Control Register*, the baud rate clock source for the serial I/O is determined by the selection of the operating mode.

In Modes 0 and 2, the baud rate is divided down from the clock oscillator frequency by a fixed value. In Mode 0, the baud rate is 1/12 of the clock oscillator frequency, or:

Mode 0 Baud Rate = 
$$\frac{1}{12tclk}$$

In Mode 2, the baud rate is either 1/32 or 1/64 of the clock oscillator frequency. This selection is dependent on the state of the SMOD bit (PCON.7). If SMOD=0, the baud rate will be 1/64 the clock oscillator frequency. If SMOD=1, the baud rate is 1/32 the clock oscillator frequency. This can also be given as:

Mode 2 Baud Rate = 
$$\frac{2^{\text{SMOD}}}{64} \times \frac{1}{\text{tclk}}$$

Note that  $2^{\text{SMOD}}$  means two to the power of SMOD.  $2^0 = 1, 2^1 = 2$ 

The baud rates in Modes 1 and 3 are variable because they are a function of the Timer 1 overflow signal and the value of the SMOD bit. A general equation that describes the baud rate frequency can be given as:

Mode 1, 3 Baud Rate = 
$$\frac{2^{\text{SMOD}}}{32} \times \frac{1}{\text{tr}_1}$$

where,  $t_{T1}$  is the overflow period of Timer 1. In this application Timer 1 can be configured in either the timer or the counter configuration. If the counter configuration is selected, then the baud rate frequency will be divided down from an external clock source applied to the P3.3 ( $\overline{INT1}$ ) pin. As a general guideline, the GATE bit for Timer 1 should be 0 if the counter function is selected in this situation so that a continuous clock source will be available for the baud generator.

In most applications, Timer 1 will be configured as a timer that uses the internal clock oscillator frequency as its clock source. The baud rate will then be divided down from the time base applied to the XTAL1 and XTAL2 pins. In order to provide the most flexibility, Timer 1 should be programmed to operate in Mode 2 that configures TL1 as an 8-bit timer that is automatically reloaded with the value held in TH1 when its timeout condition is reached. This operational mode is selected by assigning the TMOD register control bits in the following configuration:

<u>D7</u>	<u>D6</u>	<u>D5</u>	<u>D4</u>	<u>D3</u>	<u>D2</u>	<u>D1</u>	<u>D0</u>
GATE	$C/\overline{T}$	M1	M0	GATE	$C/\overline{T}$	M1	M0
0	0	1	0	X	X	Х	Х

In the configuration selected above, the baud rate for the serial port can be expressed as:

Serial I/O Mode 1, 3 Baud Rate = 
$$\frac{2^{\text{SMOD}}}{32} \times \frac{1}{12 \text{tclk} (256 - (\text{TH1}))}$$

<u>Table 14-B</u> lists some commonly used baud rates that can be derived by using Timer 1 in the timer configuration described above with an 11.059MHz crystal as the time base.

BAUD RATE (BPS)	1/t <sub>CLK</sub> (MHz)	SMOD (PCON.7)	TIMER 1 C/T	TIMER MODE	TH1
19,200	11.059	1	0	2	0FDH
9600	11.059	0	0	2	0FDH
4800	11.059	0	0	2	0FAH
2400	11.059	0	0	2	0F4H
1200	11.059	0	0	2	0E8H
300	11.059	0	0	2	0A0H

 Table 14-B. Timer 1 Baud Rate Generation

When Timer 1 is used in this manner its interrupt should be disabled since the timeout period is much faster than is reasonable for interrupt response and service by the application software. See the application note at the end of this section.

# 14.3 Synchronous Operation (Mode 0)

Mode 0 is the synchronous operating Mode 0 of the serial I/O port. It is intended primarily for transferring data to external shift registers or for communication with serial peripheral devices. The word length is eight bits on both transmit and receive. Serial data is both input and output on the RXD pin. Both transmit and receive data are synchronized to a clock signal which is output on the TXD pin at the serial data rate fixed at 1/12 of the frequency of the clock oscillator. A block diagram of the serial I/O port and timing waveforms for Mode 0 is shown in Figure 14-1 as a reference for the following discussion.

Serial data output is initiated following any instruction that causes data to be written to the Transmit Shift register located at the SBUF register address. At the time that data is written to the Transmit Shift register, a 1 is simultaneously written to the 9th bit position of the register (D8). The internal WRSBUF signal is pulsed during S6P2 and data is shifted out LSB first beginning at S6P2 of the next machine cycle. The contents of the Transmit Shift register are shifted to the right one position during S6P2 of every machine cycle until D7 has been output. As each shift right operation is performed, a 0 is shifted into the MSB position from the left. At the end of the D7 bit time, another shift is performed at S6P2 that loads the output latch of RXD with the 1 that was originally written into bit position D8. During the final shift register operation, another 0 is shifted in from the left so that the Transmit Shift register contains all 0s. Also at this time, the Transmit Interrupt flag (TI) is set and a serial interrupt will be generated if enabled.

During serial data transmission in Mode 0, SHCLK is initially driven low onto the TXD pin at S3 of the machine cycle when D0 is output. During the time that the data word is shifted out, SHCLK will be low during S3, S4, and S5 and high during S6, S1, and S2 of every machine cycle.

A serial data word will be shifted into the Receive Shift register as soon as the condition REN=1 and RI=0 is satisfied. This condition can only be initiated by a write to the SCON register from the application software. At S6P2 of the second machine cycle following the write to SCON, the RXD pin will be sampled and the value (D0) will be shifted into the MSB position of the Receive Shift register. Seven more shifts will occur at S6P2 of subsequent machine cycles until the entire 8-bit word has been shifted into the Receive Shift register.

The SHCLK signal will be initially output low on the TXD pin starting at S3P1 of the same machine cycle in which D0 was sampled. As in the case described above for transmit, SHCLK will be low during S3, S4, and S5 and high during S6, S1, and S2 of every machine cycle.

After the last data bit (D7) has been shifted in, the control logic will immediately load the Receive Data Buffer at the SBUF register address with the contents of the Receive Shift register. At S1P1 of the 10<sup>th</sup> machine cycle following the write to SCON that initiated reception, the Receive Interrupt flag will be set and a serial interrupt will be generated if it has been enabled.

### 14.4 Asynchronous Operation

Mode 1, 2, and 3 provide asynchronous, full-duplex communication via the Serial I/O Port. The serial data word is either 10 or 11 bits long, depending on the mode selected. All three modes include one start bit, eight data bits, and one stop bit. Modes 2 and 3 include an additional, programmable 9th data bit. TXD is used for serial data output, while RXD is used for serial data in-put. In all three modes, the serial data word is both transmitted and received LSB first. The baud rate generator clock pulse (BRG clock) is derived either from the Timer 1 overflow output or divided directly from the clock oscillator frequency (of period  $t_{CLK}$ ). The following description applies to all three of the operational modes. Figure 14-2 is a functional block diagram of the operation of the serial I/O port in Mode 1 including the timing waveforms, which should be referred to in the discussion below.

Asynchronous serial data output begins whenever software writes to the SBUF register. When the write operation occurs at the time indicated by the WRSBUF signal in the timing diagram, the contents of the 8-bit data bus will be loaded into bits D8–D1 of the Transmit Shift register. Simultaneously, a 0 is loaded into the D0 bit position of the shift register, and a 1 is loaded into the Stop bit position. (D9 for Mode 1, D10 for Modes 2 or 3), factor of 16 by the hardware to establish the serial output bit rate. Following the write operation to the Transmit Shift register, the LSB will be shifted out to the output latch of the TXD pin at the next time the divide-by-16 counter rolls over to zero. This counter is not synchronized to the machine cycles associated with instruction execution. As a result, data transmission will commence anywhere from 0 to 16 of the Baud Rate Generator clocks from the time that the Transmit Shift register is written. Successive bits from the Transmit Shift register will be shifted into the output latch of the TXD pin each time the divide-by-16 counter rolls over to zero. As each shift right operation is performed, a 0 is shifted into the MSB position from the left. When the Stop bit is shifted into the latch, the shifting operation is complete and the TI flag will be set. A serial interrupt will be generated if it has been enabled.

The Baud Rate Generator clock output is fed directly into the Bit Detector to perform serial data reception. Reception begins when a valid start bit of 0 is detected on the RXD pin. The Bit Detector will determine when this has occurred as follows: On each BRG clock pulse, the RXD pin will be sampled for a 1-to-0 transition. When such a transition is recognized, the Bit Detector will then reset its own internal divide-by-16 counter and sample the RXD pin on the 7th, 8th, and 9th BRG clock times following the transition. If a logic 0 level is detected on two out of these three sample times, a valid start bit is assumed. Otherwise, the Bit Detector will reject the incoming signal as a start bit and will repeat the process by searching for another 1-to-0 transition on RXD. If a valid start bit is detected, the RXD pin will be sampled in the middle of each successive bit time until the entire 10-bit or 11-bit serial word has been received. Following the detection of a valid start bit, successive bit times begin each time that the Bit Detector's divide-by-16 counter rolls over to 0. During each bit time, the RXD pin is sampled on the 7<sup>th</sup>, 8th, and 9th BRG clock times. For the data bits, the logic level, which is read at least two out of the three

sample times by the bit detector, is the one shifted into the receive shift register. Just after the logic level is detected during the 10th bit time, the control logic tests to see if the following conditions are true:

- a) The previous state of RI was 0.
- b) SM2 = 0; or if SM2 = 1, then if the 10th received bit = 1.

During data transmission, the clocking frequency provided by the output of Timer 1 is divided down by a If both of these conditions are met during the 10th bit time, then the control logic will not perform another shift, but will instead load the contents of the Receive Shift register into the Receive Data Buffer, load the logic state determined at the Stop bit time into the RB8 status flag (if SM2=0), and set the RI bit. A serial interrupt will then be generated if it the appropriate enable bits have been set. If the above conditions are not satisfied during the stop bit time, then the received word is lost.

The first condition is interpreted by the control logic to mean an "overrun" condition has been detected. This means that a serial data word has been received before software read the previous word from the Receive Data Buffer. Only a hardware reset or writing logic 0 to the RI bit will clear RI. It is therefore recommended that software clear the RI bit after reading from the SBUF register. This signals the hardware that a properly received data word has been processed by the application software. In an overrun condition with RI = 1, the originally received word remains in the receive data buffer and all successively received data words are lost. When SM2 = 1, received data words are selectively discarded in a manner depending on the asynchronous mode selected. The operational details that are unique to each of the asynchronous modes are summarized below.

### Mode 1

In Mode 1, the asynchronous serial data word is ten bits long, including one start bit, eight data bits, and one stop bit. The baud rate generation is derived from the Timer 1 overflow output and is therefore programmable. Figure 14-2 is a functional block diagram of the operation of the serial I/O port in Mode 1 operation including the timing waveform.

In Mode 1 operation, the SM2 bit may be used to discard a received serial data word in which a "framing error" is detected, i.e., when a valid stop bit has not been detected. When SM2 = 1, the incoming serial data word will be ignored unless the received stop bit = 1. If SM2 = 0, then the value of the received stop bit will be loaded into the RB8 status flag so that it may be processed by the application software.



# Figure 14-1. Mode 0 Block Diagram And Timing









### Mode 2 and 3

For Mode 1 operation, the baud rate generator clock is the Timer 1 Overflow output as described for Mode 1. Transmission and reception takes place for Modes 2 and 3 as described except as noted below.

In Mode 2 and 3, the asynchronous serial data word is 11 bits long, including one start bit, eight data bits, a programmable 9th data bit, and one stop bit. For Mode 2, the baud rate generator clock divides the clock oscillator frequency ( $f_{CLK}$ ) by either  $f_{CLK}$ /32 (SMOD = 1) or  $f_{CLK}$ /64 (SMOD = 0).

When the Transmit Shift register is written in Mode 2, the register is simultaneously written with a 0 in bit position D0 for a Start bit and a 1 is written into D10 for a Stop bit. D9 is the programmable bit that is written with the state of TB8 (SCON.3). TB8 can be written with the value of 1 or 0 by software.

On receive, the eight data bits are shifted into the Receive Shift register following a valid Start bit. After the Stop bit has been detected, the Receive Data Buffer will be loaded with the contents of the Receive Shift register if RI = 0 and SM2 = 0. Also at this time, the programmable 9th data bit will be loaded into RB8 in the SCON register. If RI = 1 after the time the Stop bit is sampled, the incoming word will be lost.

The SM2 flag may be used in the implementation of a multiprocessor communication scheme by selectively discarding incoming serial data words according to the state of the programmable 9th data bit. When SM2=1, only those words in which this 9th bit is a 1 will be loaded into the Receive Data Buffer and cause a serial interrupt to be generated. Thus, the programmable 9th bit can be used to flag an incoming data character as an address field as opposed to a data field, for example.

### Application: Serial Port Initialization

This example demonstrates how to initialize the serial port and includes an example showing how to perform asynchronous communication with a PC COM port.

A typical goal of microcontroller to PC communication is to transfer stored data from the nonvolatile RAM. This example will show how to move 256 bytes from NV RAM to the PC via the serial port. Once the PC receives the 256 bytes, it sends confirmation. For this example, the confirmation code is A5h. The microcontroller runs at 11.0592MHz, a common crystal choice. This example demonstrates both 9600bps and 19,200bps. This code therefore runs at 8N1 or 8 bits, no parity, 1 stop bit. This is a common selection for PC terminal emulator software. The setup summary is as follows:

Communication type:	Asynchronous
Baud Rate:	9600, 19200
Bits per word:	8
Stop bits:	1

<u>Table 14-C</u> shows this most closely corresponds to serial mode 1.

MODE	SYNC/ASYNC	BAUD CLOCK	DATA BITS	START/STOP	9TH DATA BIT FUNCTION
MODE 0	SYNC	12 t <sub>CLK</sub>	8	None	None
MODE 1	ASYNC	Timer 1	8	1 Start	None
		Overflow		1 Stop	
MODE 2	ASYNC	32 t <sub>CLK</sub> or	9	1 Start	0, 1, or parity
		64 t <sub>CLK</sub>		1 Stop	
MODE 3	ASYNC	Timer 1	9	1 Start	0, 1, or parity
		Overflow		1 Stop	

### Table 14-C. Serial I/O Operating Modes

The serial port is controlled by the SCON register. Serial interrupts are also used, which are controlled by IE and IP. The setup for each SFR is shown below. In addition, Mode 1 is associated with Timer 1, which is controlled by TCON and TMOD.

Mode 1 is selected using the SCON register. The table from the SCON register shown below indicates that Mode 1 is selected by choosing the value SM0 = 0 and SM1 = 1.

SM0	SM1	MODE	FUNCTION	WORD LENGTH	BAUD CLOCK
0	0	Mode 0	Synchronous	8 bits	12 t <sub>CLK</sub>
0	1	Mode 1	Asynchronous	10 bits	Timer 1 Overflow
1	0	Mode 2	Asynchronous	11 bits	$32 t_{CLK}$ or $64 t_{CLK}$
1	1	Mode 3	Asynchronous	11 bits	Timer 1 Overflow

SM0 = 0 and SM1 = 1 corresponds to the value SCON.7 = 0 and SCON.6 = 1. In addition, since the application must receive data, the serial receiver must be enabled. This is done by setting the REN bit at SCON.4 to a logic 1. The remaining bits in SCON can be written to 0. Thus the value for SCON is 50h.

SCON-98h

SM0	SM1	SM2	REN	<b>TB8</b>	RB8	TI	RI
0	1	0	1	0	0	0	0

This application uses the serial interrupt, which serves two purposes. First, the software knows when a byte has been sent, so it knows when another can be written. Second, after the 256 bytes have been transmitted, the PC will respond. It is not known when this occurs, and the software may have other tasks to attend. Therefore, the serial interrupt will inform the microcontroller when the confirmation code has been received by the serial port. This example enables only the serial interrupt. It is set for high priority since other interrupts might be enabled in a real system.

IE-0A8h

IL OIIOI							
EA			ES	ET1	EX1	ET0	EX0
1	0	0	1	0	0	0	0

To enable interrupts, the EA bit must be set. In addition, the setting the ES bit turns on the serial interrupt. Thus, the value 10010000b or 90h enables serial interrupts. Note that although a timer is used to generate serial baud rates, the timer interrupt is not used. As mentioned above, this example uses a high priority for the serial interrupt by setting the PS bit to a logic 1. This is done as follows:

IP_	0R8h
II-	-UDOII

II ODOI							
RWT			PS	PT1	PX1	PT0	PX0
0	0	0	1	0	0	0	0

The serial port is now configured. The only remaining task is to set the correct baud rate. The example stated above that the communication rate would be either 9600 or 19,200 baud. To generate baud rates in Serial Mode 1, the Timer 1 is used. The serial port uses the Timer 1 overflow, then divides this frequency by either 16 or 32 to generate the internal baud rate clock. Each time the Timer 1 value increments past 0FFh is considered an overflow. Due to the formula used for generating baud rates, the 11.0592MHz crystal assumed for this example generates good baud rate values. This is a commonly used choice for generating baud rates. Other convenient values are 7.3728MHz and 1.8432MHz.

To get 9600 bits per second, the baud rate generator must create an interval of 1/9600 seconds = 1.0416ms. To get 19,200 bits per second, the interval is  $1/19200 = 520.83\mu$ s. Note that the timers count up, so the value that the timer starts from must be selected to generate the desired interval.

Whether 16 or 32 is used in the baud rate generator is determined by the SMOD bit at PCON.7. 16 is used for SMOD = 1, and 32 is used for SMOD = 0. This is commonly referred to by the expression  $(2^{\text{SMOD}})/32$ . Since SMOD is either 0 or 1, this value is either 1/32 or 2/32 respectively.

The user selects the timeout value and the setting for SMOD to set the baud rate. This is done as follows.

Baud Rate = 
$$\frac{2^{\text{SMOD}}}{32} \times \frac{1}{12t_{\text{CLK}} * (256 - \text{TH1})}$$

This formula solves as:

TH1 = 256 - 
$$\frac{2^{\text{SMOD}}}{32*12 \, t_{\text{CLK}} * \text{BaudRate}}$$

For 9600 = Baud rate, TH1 = FDh with SMOD = 0.

To create 19,200 baud, the SMOD bit should be set to a logic 1 with the same value for TH1. SMOD has the doubles the baud rate for any time out value. The values for TH1 and SMOD have been determined. The only remaining task is to configure the timer 1 for 8-bit auto-reload operation. This causes the timer to start counting from the TH1 value after each timeout. The TMOD register is set as follows:

#### TH1–8Dh

I HI-0DII							
D7	D6	D5	D4	D3	D2	D1	D0
1	1	1	1	1	1	0	1

#### PCON-87h

SMOD	POR	PFW	WTR	EPFW	EST	STOP	IDL
0	Х	Х	Х	Х	Х	Х	Х

#### TMOD-89h

GATE	$C/\overline{T}$	M1	<b>M0</b>	GATE	$C/\overline{T}$	M1	<b>M0</b>
0	0	1	0	Х	Х	Х	Х

As shown in the TCON description, setting M1 = 1 and M0 = 0 selects Timer 1 mode 2 which is the 8-bit auto-reload mode. In this example, Timer 0 is not used, so the lower four bits of TMOD are unused. Therefore the TMOD register can be written with 00100000b or 20h. The remaining step is to enable the timer. Once this is done, the baud rate generator will be in operation and serial I/O can be performed. The TCON register is used to enable the timers as shown below. The TR1 bit is set to a logic 1 to enable the Timer 1 function. Writing a 0100000b or 40h to TCON will do this.

#### TCON-88h

10011 001							
TF1	TR1	TFO	TR0	IE1	IT1	IE0	IT0
0	1	0	0	0	0	0	0

In summary the following SFRs are configured to enable the serial port for 9600-baud asynchronous operation:

TH1	FDh
SCON	50h
IE	90h
IP	10h
TMOD	20h
TCON	40h
PCON	00h (SMOD = 0)

To set up the serial port for 19,200 baud, the only difference is that the SMOD bit at PCON.7 is set. Therefore, writing 80h to PCON accomplishes this.

The example described moving 256 bytes of data from memory to the serial port, then receiving a confirmation code of 0A5h. The memory is assumed to be located in the MOVX RAM beginning at the partition address. For this example, the partition is 4000h and the microcontroller is a DS5000. Using a DS5001/2 would change the value written to the MCON to configure the partition.

;This code example shows how to initialize the serial port and transmit / ; receive code as described above. ТΑ 0C7h Equ MCON 0C6h Equ Org 00h Reset : SJMP Start 23h Orq Serial\_ISR : CLR RI ;Clear receive flag ;Clear transmit flag CLR ΤI ;No special processing, return to application RETI 30h Org Start : MOV TA, #0Aah ;Start Timed Access MOV TA, #55h ; finish Timed Access ;Select Partition at 4000h (DS5000) MOV MCON, #88h RI ;Initialize receive flag CLR ΤI :Initialize transmit flag CLR ;Configure Serial Port for Mode 1 and enable receiver MOV SCON, #50h TMOD, #20h TCON, #40h MOV ;Configure the Timer 1 for 8-bit auto-reload ;Enable the Timer 1 MOV TH1, #0FDh ;Set Baud Rate MOV PCON, #7Fh ;Set SMOD=0 ANL IP, #10h MOV ;Set Serial Interrupt to high priority MOV IE, #90h ;Globally enable interrupts and Serial Interrupt Send : ;Set loop counter to 255 MOV R0, #0FFh MOV DPTR, #4000h ;Put the data pointer at the beginning of data memory Send\_Loop : A, @DPTR ;Get data byte MOVX SBUF, A MOV ;Transmit data byte TI, \$ ;Wait for serial word to be sent (interrupt) JNB INC DPTR ;Next byte to be sent ;Decrement loop counter DJNZ R0, Send\_Loop Receive : RI, \$ R1, SBUF ;Wait for incoming word (interrupt) JNB MOV ;Get received byte R1, #0A5h, Send ; Check for confirmation code CJNE ; and resend all data if wrong

End

# 15. CPU TIMING

### 15.1 Oscillator

The secure microcontroller provides an on-chip oscillator circuit that can be driven either by using an external crystal as a time base or from a TTL-compatible clock signal. The oscillator circuitry provides the internal clocking signals to the on-chip CPU and I/O circuitry.

Figure 15-1 illustrates the required connections when using a crystal. Typically, the values of C1 and C2 should both be 33pF. If a ceramic resonator is used, C1 and C2 should be 47pF.

**XTAL1.** Input to the inverting oscillator amplifier and input to the internal clock generating circuits.

**XTAL2.** Output from the inverting oscillator amplifier. This pin is also used to distribute the clock to other devices.

**Oscillator Characteristics.** XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be configured for use as an on-chip oscillator, as shown in <u>Figure 15-1</u>. The crystal should be parallel resonant, AT-cut type.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected, as shown in <u>Figure 15-2</u>. There are no requirements on the duty cycle of the external clock signal since the input to the internal clocking circuitry is through a divide-by-2 flip-flop. However, minimum and maximum high and low times specified in the electrical specifications must be met to insure proper operation.

# Figure 15-1. Crystal Connection



### Figure 15-2. Clock Source Input



### **15.2 Instruction Timing**

The internal clocking signals are divided to produce the necessary clock phases, state times, and machine cycles that define the sequential execution of instructions. Two clock oscillator periods define one state time. The first clock-oscillator pulse period of a state time is called the Phase 1 clock. The second is called the Phase 2 clock. In general, arithmetic and logical operations take place during Phase 1 and internal register-to-register transfers take place during Phase 2.

A machine-cycle is composed of 12 oscillator periods or six state times. The state times within the machine cycle are numbered S1 through S6. Each clock oscillator period within the machine cycle is designated according to the state number and the phase it represents within the state. Thus, the oscillator periods are numbered S1P1 (State 1, Phase 1) through S6P2 (State 6, Phase 2).

All the instruction sequences executed by the CPU are preceded by a single byte (8-bit) op code and consist of one, two, or three bytes. Most of the instructions execute in one machine cycle. The rest of the instructions execute in two machine cycles, except for multiply (MUL) and divide (DIV), which execute in four cycles each.

Figure 15-3 is a timing diagram illustrating the memory access and execution timing for typical instructions when they are executed from bytewide RAM. The timing shown is referenced to the internally generated machine cycles composed of state times and clock oscillator phases. The relationship between the internal instruction execution timing and the external signals XTAL2 and ALE is illustrated in the diagram. Except for the MOVX instructions, two code bytes from program nemory are always read during each machine cycle of instruction execution. These read operations take place at state times S1 and S4.

Execution of a 1-byte, 1-cycle instruction is illustrated in Figure 15-3(A). It begins with the op-code byte fetch that occurs during S1 and the op-code byte is latched into the instruction register at S1P2. The code byte, which is read during S4, in this case, is actually the op-code byte of the next instruction. This byte is effectively discarded and the program counter is not incremented. Execution of the instruction is completed S6P2, the end of the machine cycle.

In the 2-byte 1-cycle instruction shown in <u>Figure 15-3(B)</u>, the op code is read during S1 while the second byte of the instruction, or the operand, is read during S4. Again, execution of the instruction is complete at the end of S6P2.

A 1-byte, 2-cycle instruction is shown in <u>Figure 15-3(C)</u>. In this case the op-code byte is read at S1 of the first machine cycle. The next op code is then read three times during the S1 and S4 of the second machine cycle. The information is discarded each of these times until it is finally read when the next instruction is actually executed.

Finally, Figure 15-3(D) illustrates the execution of one of the MOVX instruction that is also a 1-byte, 2-cycle instruction. However, the execution timing of this unique in that a data memory location is accessed during the execution of the instruction. This access takes place during the time period from S4 of the first cycle through S3 of the second cycle. If the access is made from data memory mapped on the expanded bus, then ports P0, P2, and pins P3.6 and P3.7 will automatically be enabled and the read or write operation will take place on external memory. If the access is made from data memory space which is mapped within the bytewide RAM, then the read or write operation will take place on the bytewide RAM bus and the external port pins will not be affected.

# **15.3 Expanded Program Memory Timing**

A program memory access will occur on the expanded bus any time that instructions are executed from program memory space that is mapped outside of the bytewide RAM. Mapping of program memory on the expanded bus is dependent on the programming of the partition, range, the state of the external  $\overline{EA}$  pin, and the internal security lock. See Section <u>4</u> for a detailed discussion on program memory mapping.

The external timing for the expanded program memory fetch cycle is illustrated in Figure 15-4. A full 16bit address is always output on the multiplexed expanded bus (P2, P0) pins whenever such an access is performed. The high-order 8 bits are output on the P2 pins while the low-order eight bits are output on the P0 pins. Strong pullups are enabled onto Ports 0 and 2 for the duration of time that 1s are output on the port for address bits. As long as program memory is being executed from the expanded bus, P0 and P2 pins are unavailable for use as general-purpose I/O.

Multiplexed address and data information appear on the Port 0 pins as program memory fetches are performed on the expanded bus. The falling edge of ALE can be used to signal when the lowest eight bits of valid address information are being output on Port 0 when such a fetch occurs. In addition, ALE is activated twice every machine cycle during access to program memory, regardless of whether the fetch takes place to RAM or to the expanded bus. Whenever a program memory fetch takes place on the expanded bus, the SFR latch for Port 0 is written with all 1s (0FFH) so that the original information contained in this register is lost. Port 0 pins are driven with internal buffers when 1s are output during expanded program memory cycles.

The  $\overline{\text{PSEN}}$  signal is provided as the read strobe pulse for expanded program memory fetches. When the secure microcontroller is accessing program memory from bytewide RAM,  $\overline{\text{PSEN}}$  remains inactive. During program memory fetches on the expanded bus, it is activated twice every machine cycle, except when a MOVX instruction is being executed. As discussed in the previous section, not all bytes fetched from expanded program memory are actually used by the CPU during instruction execution. A complete memory cycle, including the enabled and disabling of both ALE and  $\overline{\text{PSEN}}$ , takes six clock oscillator periods. This is one-half of a machine cycle.





Figure 15-4. Expanded Program Memory Fetch







### Figure 15-6. Expanded Data Memory Write

### 15.4 Expanded Data Memory Timing

The timing for the expanded data memory access cycle is illustrated in <u>Figure 15-5</u> and <u>Figure 15-6</u>. Accesses to data memory on the expanded bus will occur any time that a MOVX instruction is executed that references a data memory location that is mapped outside the area that has been assigned to the expanded bus via the partition and range.

When a MOVX instruction is used with the data pointer register (e.g., MOVX @DPTR) to access a data memory location on the expanded bus, a full 16-bit address will be generated to the external memory. The 16-bit address is generated on P2 and P0 that are the same pins as for a program memory fetch from expanded memory. The contents of the SFR latch for Port 2 will not be modified, however, during the execution of a data memory fetch cycle on the expanded bus. If the MOVX instruction is not followed by another instruction requiring a cycle on the expanded bus, then the original contents of the Port 2 SFR latch will appear once again during the next machine cycle.

Multiplexed address/data information is output on Port 0 during the execution of a data memory cycle on the expanded bus. The falling edge of ALE can be used to latch the lower eight bits of address information into an external transparent latch (e.g., 74LS373 or equivalent). During the second cycle of a MOVX instruction, the first ALE pulse will not be generated so that valid address information will remain in the latch and be presented to the external memory device for the duration of the cycle. Port 0 is written with all 1s (0FFH) so that the original information contained in this register is lost. Also, Port 0 pins are driven with internal buffers when 1s are output during expanded data memory cycles.

When a MOVX instruction is used with an indirect register address (e.g., MOVX @R0) for the same purpose, only an 8-bit address will be generated for the current instruction. This 8-bit address will appear on Port 0, while the contents of the SFR latch for Port 2 will remain on Port 2.

When data is to be read from data memory on the expanded bus, the external  $\overline{\text{RD}}$  pin will be activated during the second machine cycle of the MOVX instruction. A complete  $\overline{\text{RD}}$  cycle, including activation of ALE and  $\overline{\text{RD}}$ , takes 12 clock oscillator periods.  $\overline{\text{PSEN}}$  is inactive during this machine cycle. This cycle is illustrated in <u>Figure 15-5</u>. When the MOVX instruction specifies a write operation to the external memory device, the  $\overline{\text{WR}}$  signal will be activated as shown in <u>Figure 15-6</u>. Data is output on Port 0 just before  $\overline{\text{WR}}$  is activated and remains valid until it goes back to its inactive level at the conclusion of the cycle.

### 16. PROGRAM LOADING

The secure microcontroller family has the ability to perform true in-system and in-application program loading. Program loading allows the initialization of program and data NV RAM, as well as providing a means to configure the various memory modes and security features of the microcontroller. Loading is accomplished using a bootstrap ROM loader built into all members of the secure microcontroller family. When this bootstrap loader is invoked, the user's NV RAM appears as data memory to the ROM and can therefore be initialized. Once loading is complete, the bootstrap ROM then becomes transparent. It has no effect on the user's memory map and is completely invisible. Bootstrap loading is normally done for the initial program loading, although it can also be used for upgrades or reprogramming. The "soft reload" feature makes it possible to perform partial reloads without invoking the loader.

The bootstrap loader is primarily used to initialize memory, but it is capable of several other functions. It can change the memory map configuration, dump or verify the contents of memory, perform a CRC check, fill a block with a constant, manipulate the security features and the I/O ports. It cannot display or edit the scratchpad RAM (128 bytes) or SFRs since it uses these resources for its own operation. Note that areas in the scratchpad RAM will be modified by the bootstrap loader firmware, and data placed in this area by user software may appear corrupted after exiting the bootstrap loader. The MOVX RAM area will only be altered in the bootstrap loader mode by user request.

Each version of microcontroller has different loader modes and different commands. All versions are capable of being programmed via the serial port and this is the preferred method. The DS5000 series [DS5000FP, DS2250T, and DS5000(T)] and the DS5001/2 series [DS5001FP, DS5002FP, DS2251T, and DS2251T] have different program loading modes available. The DS5000 series can be loaded via its serial port or in a parallel fashion like an EPROM-type 87C51. The serial mode allows the DS5000 to be programmed in a fixture or while installed in the target system. The parallel method requires a supervoltage and is normally done in a fixture only. The DS5001/2 series has a similar serial mode with the same benefits. The parallel mode is entirely different, though; using its RPC slave interface it can be loaded in a parallel manner by a host microprocessor. This is also an in-system technique but could be performed in a fixture. It requires no super-voltage pulses. Note that this mode is a high-speed loader and bears no resemblance to an 87C51 load mode.

**Note: Maxim highly recommends that serial load capability be designed into the target system.** This provides substantial flexibility to upgrade and troubleshoot the system. Using in-system serial loading allows a product to take full advantage of the secure microcontroller's features.

# 16.1 Invoking the Bootstrap Loader

The secure microcontroller defaults to normal operating (nonloader) mode without external hardware. Loader mode can be invoked at any time as described later in this section. Once the bootstrap loader session is complete, the device will perform a hardware reset and begin operation. This will be identical to an external reset, except that the bootstrap loader, as part of normal operation, will modify various locations in scratchpad RAM. The following table shows which areas of scratchpad RAM are guaranteed destroyed, guaranteed preserved, or will be of indeterminate state after exiting the bootstrap loader.

CONDITION	DS5000FP	DS5001/2FP
Guaranteed Preserved	None	70h-7Fh
Indeterminate	None	38h-6Fh
Guaranteed Destroyed	00h-7Fh	0h-37h

The guaranteed preserved locations are areas in scratchpad RAM that will not be changed by the bootstrap loader. These locations as useful for storing data such as serial numbers, which should be retained regardless of the software. Similarly, the guaranteed destroyed locations have all been overwritten during bootstrap loader execution with indeterminate data. These locations can be used to store security-sensitive data, because it is erased by the loader before another program can read it out.

The indeterminate area contains various stacks and buffers used by the loader, and a given byte in this area may or may not be modified by the loader. As such the user should not rely on the bootstrap loader preserving any data in this area. In a like manner, because not all locations are used, the indeterminate area of scratchpad RAM should not be used for storing security sensitive data.

### 16.2 Invoking the Bootstrap Loader on DS5000 Series Devices

The DS5000 is placed in its Program Load configuration by simultaneously applying a logic 1 to the RST pin and forcing the  $\overrightarrow{PSEN}$  pin to a logic 0 level. Immediately following this action, the DS5000 will look for a serial ASCII carriage return (0DH) character received at 57,600, 19,200, 9600, 2400, 1200, or 300 bps over the serial port or a parallel program load pulse. For whichever type is first detected, the DS5000 will place itself in the associated Program Load mode. If an ASCII <CR> character is detected first, then the DS5000 will place itself in the serial program load mode and will ignore any parallel program strobe pulses. Conversely, if a parallel program strobe pulse is first detected, then the DS5000 will be placed in the parallel program load mode and all incoming data on the serial port will be ignored. The selected program load configuration (RST = 1,  $\overrightarrow{PSEN} = 0$ ) is removed. The methods for invoking serial and parallel modes were chosen to eliminate the possibility of accidentally invoking the opposite mode during loading.

If the program load configuration is removed such that RST = 0 and  $\overline{PSEN} = 1$  with power still applied at  $V_{CC}$ , the device undergoes an internal hardware reset and will begin executing code from the reset vector at 0000h in Program Memory.

### 16.3 Invoking the Bootstrap Loader on DS5001/DS5002 Series Devices

The DS5001 and DS5002 microcontrollers use an identical method to invoke the bootstrap loader. A falling edge on the  $\overline{PROG}$  pin will invoke the loader with a single device pin. Note that the  $\overline{PROG}$  pin must remain low for 48 oscillator clocks to be certain of recognition. Taking the  $\overline{PROG}$  pin to a logic 1 will remove the loader and cause the DS5001 to perform a reset. Note also that the  $\overline{PROG}$  pin must be high for as much as 48 clocks before the CPU is guaranteed to exit the loader. This constitutes the "pseudo-edge" detection of the program pin. Note also that pulling RST = 1 and  $\overline{PSEN} = 0$  will also cause the loader to be invoked.

Once the loader mode stimulus has been detected, the microprocessor waits for an ASCII carriage return (0Dh) characteristic on either the serial port or the RPC (8042) port. For serial reception, the loader will auto-baud at 57600, 19200, 9600, 2400, 1200 and 300 bps. For RPC mode, the 0Dh value must be written into the Data In buffer as described in the RPC section under Parallel I/O. When either of these conditions is detected, the loader will place itself in that loader mode. Activity on the other port will be ignored. This condition will remain until the loader is exited or power is cycled. When the loader stimulus is removed, the processor will perform a hardware reset and begin execution at location 0000h.

# **16.4 Exiting the Loader**

In the DS5000 series, the RST pin must be driven low or allowed to float and the  $\overrightarrow{PSEN}$  signal should be allowed to float. The RST pin has an internal pulldown. The  $\overrightarrow{PSEN}$  is an output and drives itself. Note that both of these conditions must occur or the loader will not be exited. For the DS5001/2, there are several options. If the RST and  $\overrightarrow{PSEN}$  option is used, they must be removed as described above. If  $\overrightarrow{PROG}$  is pulled low, it can either be returned high or the Exit "E" command can be issued. Since the loader is edge activated, this will restart the user's code even while the  $\overrightarrow{PROG}$  pin is low. If power were to cycle while the  $\overrightarrow{PROG}$  pin were low, the loader would be invoked on power-up. The flow of these conditions is shown in <u>Figure 16-1</u>.



Figure 16-1. Invoking and Exiting the Loader on the DS5001/DS5002 Series

### 16.5 Serial Program Load Mode

The serial bootstrap loader is the easiest method of loading application software into the NV RAM. Communication can be performed over a standard asynchronous serial communications port using a terminal emulator program with 8-N-1 (8 data bits, no parity, 1 stop bit) protocol settings. A typical application would use a simple RS232C serial interface to program the device as part of a final production procedure.

The hardware configuration for the Serial Program Load mode is illustrated in <u>Figure 16-2</u>. Note that P2.7 and P2.6 must be either open or pulled up during serial programming of a DS5000 series device. Failure to do this results in a parallel load operation. A variety of crystals can be used to produce standard baud rates. <u>Table 16-A</u> shows the baud rates that are supported using a variety of popular crystal frequencies. The serial loader is designed to operate across a 3-wire interface from a standard UART. The receive, transmit, and ground wires are all that are necessary to establish communication with the device.

The serial loader implements an easy-to-use command line interface that allows an Intel hex file to be loaded and read back from the device. Intel hex is the standard format output by 8051 cross-assemblers.



Figure 16-2. Serial Load Configuration

### 16.6 Auto-Baud Rate Detection

The serial bootstrap loader can automatically detect, within certain limits, the external baud rate and configure itself to that speed. When the serial bootstrap loader mode is first invoked, the device will watch for a  $\langle CR \rangle$  character on the serial port. If received at one of the supported baud rates, then the serial program load mode will be established. The loader expects to talk asynchronously at 300, 1200, 2400, 9600, 19200, or 57600 baud using eight data bits, no parity, and one stop bit in full duplex. A break signal followed by a carriage return forces the loader to auto-baud again. Although an 11.0592 MHz crystal is standard for generating baud rates, the auto-baud rate detector allows a variety of crystals to be used. If a crystal frequency other than 11.0592MHz is used, the baud rate frequencies that are recognized by the serial loader are shown in Table 16-A. Other crystals generate nonstandard baud rates.

SECURE MICROCONTROLLER			BAUD	RATE		
<b>CRYSTAL FREQUENCY (MHz)</b>	300	1200	2400	9600	19200	57600
14.7456		Y	Y	Y	Y	
11.0592	Y	Y	Y	Y	Y	Y
9.21600	Y	Y	Y	Y		
7.37280	Y	Y	Y	Y		
5.52960	Y	Y	Y	Y		
1.84320	Y	Y	Y	Y		

### Table 16-A. Serial Loader Baud Rates For Different Crystal Frequencies

### 16.7 Bootstrap Loader Initialization

When loader mode is invoked, the device will await an incoming <CR> character at a valid baud rate through either the serial port (in Serial Program Load mode) or via the parallel interface (in Parallel Program Load mode). At this point, the bootstrap loader transmits a banner, similar to the one shown below, to the host to indicate that it has been invoked. The banner will be followed by a ">" prompt which indicates the device is ready to receive a command.

DS500X LOADER VERSION X.X COPYRIGHT © XXX DALLAS SEMICONDUCTOR >

### 16.8 Command Line Interface

The serial bootstrap loader uses an easy-to-use command line interface that responds to single character alphabetic commands that are summarized below. There are differences between versions as noted. A detailed description of each command follows.

COMMAND	VERSION	FUNCTION
С	CRC-16 of RAM	All
D	Dump Intel hex file	All
E	Exit loader	DS5001FP/DS5002FP
F	Fill RAM with a constant	All
G	Get value from ports	All
Ι	Include CRC	DS5001FP/DS2251T
K	Load 40-bit key	DS5000FP/DS2250T/DS5000(T)
L	Load Intel Hex file	All
Ν	New - invoke Freshness	DS5001 series
Р	Put a value to the ports	All (DS5000 after Rev. D4)
R	Read configuration	All
Т	Trace (echo) incoming data	All
U	Unlock security	All
V	Verify RAM against incoming Hex	All
W	Write register(s)	All
Z	Lock	All
^C	Reset loader	All
Xon/Xoff	Flow control of serial transmission	All

Selected commands require arguments and some commands have optional arguments. In all cases, arguments are expected to be hexadecimal numbers. In addition, an ASCII control-C character ( $^{C}$ ) causes the serial loader to terminate any function currently being executed and display the command line prompt. An incoming break character (defined as a received null character (00h) with the stop bit = 0) causes the serial bootstrap loader to be restarted and the baud rate redetermined.

### 16.9 Command Line Syntax

Single-letter ASCII characters are recognized as commands. Arguments are represented by hexadecimal numbers. A hexadecimal number is any sequence of hexadecimal characters. A hexadecimal character may be a digit, 0 through 9, or one of the letters A through F. A byte will always be the right-most two digits of a hexadecimal number. An address will always be the right-most four digits of a hexadecimal number.

BYTE CONVERSION	ADDRESS CONVERSION
$A \rightarrow 0AH$	$A \rightarrow 000AH$
$AB \rightarrow 0ABH$	$AB \rightarrow 00ABH$
$ABC \rightarrow 0BCH$	$ABC \rightarrow 0ABCH$
$ABCD \rightarrow 0CDH$	$ABCD \rightarrow 0ABCDH$
	$ABCDE \rightarrow 0BCDEH$

The D and F commands allow optional addresses to be entered. The syntax [Begin-Address [End-Address]] is used to convey the following meanings:

- a) No arguments: Begin-Address is set to 0 and End-Address is set to the range.
- b) One argument: Begin-Address is set to the argument and End-Address is set to the range.
- c) Two arguments: Begin-Address is set to the first argument and End-Address is set to the second argument. This second address must not exceed the address value specified by the range.

In cases b and c, the End Address may not be less than the Begin Address, either implicitly or explicitly. RAM will be addressed from 0 to 1FFF for 8kB RAM and from 0 to 7FFF for 32kB RAM. The range determines the maximum value.

Error messages are printed as soon as errors are detected. All messages are preceded by the two characters 'E,' and followed by a mnemonic description.

Commands are not processed until an entire command line is entered and terminated with a  $\langle CR \rangle$ . No command line can be greater than 16 bytes, which is the maximum number of characters in the K command. Since a command line is not processed until a  $\langle CR \rangle$  is entered, it can be edited with the delete key, which does a destructive delete to the screen. Lines longer than 16 characters cause an error message to be displayed and no action to be taken on the command line.

Only legal characters are echoed back to the screen. The legal characters are: 0123456789 <:>, <space>, ABCDEFGHIJKLMNOPQRSTUVWXYZ, and <delete>. Backspace characters (<BS>) are converted to delete characters. The horizontal tab character is converted to space. Lower case alphabetic characters are converted to upper case alphabetic.

The <delete> character is executed as a <BS> <space> <BS> when possible in command mode. This causes the character to be overprinted on a hardcopy device. The <CR> character generates a <CR> <LF> pair.

The serial bootstrap loader responds to XOFF characters by stopping transmission as soon as the character is received. A control-C or an XON resumes serial transmission. The serial bootstrap loader does not transmit an XOFF character. The program is able to keep up with input as long as the receiver can keep up with its output. The receiver should be programmed to quit transmission after it sends an XOFF and transmit anything before sending an XON.

Intel hex data is not echoed unless the trace mode is toggled on.

### **Important Application Note**

Because different bootstrap loader commands have different execution times, the communication interface must be response-driven rather than employ fixed-time delays. This is important if the system designer writes his or her own software to communicate with the bootstrap loader. After sending a command to the microcontroller, the communication software must wait for a prompt '>' before sending the next command. The obvious exceptions to this are the load and verify commands, which do not require the prompt before sending the Intel Hex file. Also note that the bootstrap loader can generate a number of error messages in response to different events. User-authored communication software must continually monitor the microcontroller for error messages and react accordingly.
# 16.10 Command Summaries

#### ^C

Interrupt whatever is going on, clear all the buffers, put up a prompt and wait for the next command. Anything in the type-ahead buffer is removed. All output is stopped. If trace had been on before, it is cleared. If XOFF had been in effect, it is cleared.

### C [begin-address [end-address]]

Return the CRC-16 (cyclic redundancy check) of the NV RAM. This computation is performed over the Range unless optional start and end addresses are given. The CRC-16 algorithm is commonly used in data communications.

### D [begin-address [end-address]]

Dump memory in Intel hex Format. An optional address range may be specified. Each record will contain up to 32 data bytes. The last line printed is the end-of-data record.

### Е

The serial loader is exited. This works if a negative edge on  $\overline{PROG}$  was used to invoke it, or a CRC check failed.

### F byte [begin-address [end-address]]

Fill memory with the value of the specified byte. An optional address range may be specified.

### G

Data is read from ports 0, 1, 2, and 3 and is printed as four pairs of hexadecimal digits.

### I

A CRC-16 is computed from 0 to CRC\_RANGE minus 2 and the computed CRC is put into CRC\_RANGE minus one and CRC\_RANGE. This is used when power-on CRC checking is desired. This command prints DONE when it finishes.

#### K byte-1 byte-2 byte-3 byte-4 byte-5

Load the encryption key word. The 5 bytes are echoed before they are put into the registers.

### L

Load standard Intel hex formatted data into memory. Only record types 00 and 01 are processed. Each line of the file is treated the same way. All characters are discarded before the header character ':' is read. The rest of the record, defined by the length byte, is then processed. Control returns to the command prompt after an Intel end record is encountered. Each byte put to memory, is read back to verify it is there. If the byte read back is different, an error is reported. All errors are reported immediately after the character is received which caused the error. The program will then read characters until a colon is found and then attempt to process the data input from the command line. Note that all bytes are put to memory as they are encountered. This means that if a bad checksum is found, an error is reported, but all the bytes on the line have been put to memory.

### $\mathbf{M}$

Toggle the status of the modem available bit (MDM in the CRC register). This displays either AVAILABLE or UNAVAILABLE. This command is only available with the DS5001FP or DS2251T.

## N

The newness command, N, places the device into freshness mode if  $V_{CC}$  is removed following execution of the command. After typing N the device prompts CONFIRM:. At this point the host system must reply FRESH, followed by a carriage return, to complete the process. If completed successfully, the message POWER-DOWN TO MAINTAIN FRESHNESS is returned. Deviation from this sequence displays the message DID NOT CONFIRM and returns to the loader prompt. This command is only available with the DS5001FP, DS5002FP, or modules based on these parts. This command cannot be executed when talking through the modem to the serial loader.

# P

DS5000:

P <P0 value> <P1 value> <P2 value> <P3 value>

Writes *values* to all ports simultaneously. DS5001/DS5002:

### P <port> <value>

Writes *value* to the requested port.

### R

DS5000:

Displays the value of the MCON register.

DS5001/DS5002:

Displays the values of the MCON register, RPCTL register, MSL bit, and CRC registers in the following form:

MCON:XX RPCTL:XX MSL:XX CRC:XX.

The CALIB register is no longer supported and should be ignored. CRC is not displayed on DS5002.

### Т

Trace by echoing the incoming Intel hex data. This is a toggle command and displays the state after toggling. Initially the state of the toggle is OFF.

### U

Clear the security lock. The range is set to 32kB and the partitioning is set to all program memory. Note that unlocking the security lock clears the encryption registers, vector RAM, and selects  $\overline{CE1}$  for the RAM. The U and Z commands are the only commands that can be executed when the chip is locked.

### V

Verify current contents of memory with the Intel hex coming in. This command operates similar to the load command, except that it does not write to RAM; it simply compares the byte in memory to the byte in the data stream. A message is reported if an error is detected.

### W byte

DS5000:

Writes *byte* to the MCON register to configure the Partition, Range, MSL, and ECE2 bits. The PAA and SL bits are unaffected by this command.

### DS5001/DS5002:

### W [CRC/MCON/MSL/RPCTL] byte

Writes *byte* to the requested register. The SL bit is unaffected by this command. This command is discussed in greater detail later in this section.

# Z

Set the security lock. Only the U and Z commands may be given after the security lock is set.

### ^C

Restarts most operations. N cannot be restarted.

### XON/XOFF

These two characters provide flow control to the serial loader. The serial loader never issues them, but responds to both. XOFF (control-S, DS3, 0x13) requests that character transmission stop. XON (control-Q, DC1, 0x11) requests the resumption of transmission.

## Notes on Selected DS5001FP and DS5002FP Commands

When using the include command 'I', certain precautions are needed. The CRCBIT (bit 0) of the CRC SFR (C1h) must be set or the error message E:NOCRCB is printed. The MSL bit must not be cleared (via loader) or the error message E:NOTCOD is printed. If the PM bit (bit 1) of the MCON SFR (C6h) is 1, then CRC\_RANGE must be less than or equal to the program range, or else the error message E:BADRNG is printed.

When storing an end system, it may not be desirable to lithium-back RAM or an RTC. The newness command 'N' accomplishes this. When 'N' is issued, the loader prompts with CONFIRM: after the N is entered. The user must type FRESH without any spaces or deletes and terminate it with a carriage return to put the part into freshness. The message DID NOT CONFIRM is printed if a mistake is made while entering FRESH; otherwise the message POWER-DOWN TO MAINTAIN FRESHNESS is printed. The 'N' command should be the last function that is executed. After this, the system should be powered down for storage. At this time, the  $V_{CCO}$  will be pulled low, removing power from RAM or clock. The newness command may not be executed when talking through the modem to the serial loader. If it is attempted, the error message E:ILLCMD is printed.

The DS5001FP and DS5002FP provide loader commands to assist in system checkout. These are 'G' Get and 'P' Put. Get will read the values of all four I/O ports. Put is used to write a value to a port. This allows a measure of hardware control while the device is effectively in a reset state. If a port number other than 0, 1, 2, or 3 is used, the error message E:BADREG is printed. Ports 0 and 2 may not be altered when talking to the loader through the RPC interface. The error message E:BADREG is printed if it is attempted. Bits 0 and 1 of port 3 will always be written as ones when port 3 is altered (serial port).

The DS5001FP/DS5002FP write command has more options than the DS5000 version. Any of the following registers/functions can be initialized using the loader. *VAL* is written to the requested register. If an illegal register name is entered, the error message E:BADREG is printed.

- **CRC** This register selects the range over which a power-on CRC is performed and enables the process. Only bits 0, 4, 5, 6 and 7 of the CRC register can be altered. Bits 1, 2, and 3 are left alone.
- **MCON** Controls range, partition, and peripheral selects. All but bit 0 of the MCON register can be altered.

- MSL This bit allows the data space in a fixed memory (nonpartitionable) system to be loaded using the loader software. MSL only uses the low order bit of value to change the MSL bit. In fixed partition and 128kB mode, if MSL equals 0, program loads/verifies goes to data space. Upon entry, MSL = 1. MSL has no affect in user mode.
- **RPCTL** RPCTL only uses the low order bit of VAL to change bit 0 of the RPCTL register. The LSB of the RPCTL is also used to determine the range.

Only record types 00 (data) and 01 (end) can be loaded. Other record types cause the error message E:BADREC to be printed out, but loading continues with the next valid record. The last 2 bytes of each record contain a checksum. This checksum is compared to the computed value for the record, and if different, the error message E:BADCKS is printed out. Unfortunately, the data bytes for this record will have been put to memory already. End-of-data records (01) do not check for valid checksums. After a byte is put to memory, it is read back immediately to see if it is the same. If not, the error message E:MEMVER is printed.

## 16.11 Error Messages

### E:ARGREQ

An argument or arguments is required for this command.

#### E:BADCKS

The checksum found in the last 2 bytes of an Intel hex record loaded into RAM differs from the value calculated. End-of-data records (01) do not check for valid checksums.

#### E:BADCMD

An invalid command letter was entered.

#### **E:BADREC**

A record type other than 00 (data) or 01 (end) was encountered while reading an Intel hex data record. Loading continues with the next valid record.

#### E:BADREG

A port number other than 0, 1, 2, or 3 was used as an argument for a P command. This message is also printed if register other than CALIB, CRC, MCON, MSL, or RPCTL was used as an argument for a W command.

#### E:BADRNG

The CRC\_RANGE must be less than or equal to the program range if the PM bit is set. The CRC\_RANGE must be less than or equal to the program range and the partition if the PM bit is cleared.

#### E:EXTARG

Extra data was encountered on the command line when it was not needed. Re-enter the command.

#### **E:ILLCMD**

An illegal command was entered via the modem. Re-enter the command.

### **E:ILLOPT**

The optional parameters given were in error. If the start address is greater than the given address, either implicitly or explicitly, then an error is printed. The range bit implicitly determines the maximum range.

#### E:LOCKED

The requested operation cannot be performed because the device is locked.

#### **E:MEMVER**

An error was encountered while programming or verifying a byte in RAM. Reload the record or file. Repeated error messages can indicate a bad device.

#### E:NOCRCB

The CRC bit (bit 0) of the CRC SFR must be set when using the include command. The include command is not supported on the DS5002FP/DS2252T.

#### E:NOTCOD

The include command was selected while the MSL bit was cleared. The MSL bit must be set (via loader) when using the include command.

#### **E:NOTHEX**

A nonhexadecimal character was found when expected.

#### **E:VERIFY**

The byte that was sent did not verify with the corresponding one in RAM.

### 16.12 Intel Hex File Format

8051-compatible assemblers produce an absolute output file in Intel hex format. These files are composed of a series of records. Records in an Intel hex file have the following format:

<Header><Hex Information><Record Terminator>

The specific record elements are detailed as follows:

#### : II aaaa tt dddddd ... dd xx

Where:

- : Indicates a record beginning
- II Indicates the record length
- aaaa Indicates the 16-bit load address
- tt Indicates the record type
- dd Indicates hex data
- **xx** Indicates the checksum = (2's complement (II + aa + a + tt + dd + dd + ...dd)

Record type 00 indicates a data record and type 01 indicates an end record. An end record appears as :00 00000 01 FF. These are the only valid record types for a NIL hex file. Spaces are provided for clarity.

The following is a short Intel hex file. The data bytes begin at 01 and count up to 2F. Notice the record's length, beginning address, and record type at the start of each line and the checksum at the end.

```
:20000000102030405060708090A0B0C0D0E0F101112131415161718191A1B1C1D1E1F20D0
:0F0020002122232425262728292A2B2C2D2E2F79
:00000001FF
```

# 16.13 Parallel Program Load Operation

The DS5000 parallel program load mode is compatible with the program mode of the 87C51. The hardware configuration used for this mode of operation is shown in <u>Figure 16-3</u>. Maxim recommends the use of the serial program load mode over the parallel program load mode because of the ease of implementation and simpler hardware interface.







# Figure 16-4. Parallel Program Load Cycles

# 16.14 Parallel Program Load Mode

<u>Table 16-B</u> summarizes the selection of the available parallel program load cycles. <u>Figure 16-4</u> illustrates the timing associated with these cycles.

MODE	RST	PSEN	PROG	EA	P2.7	P2.6	P2.5
Program	1	0	0	V <sub>PP</sub>	1	0	Х
Security Set	1	0	0	V <sub>PP</sub>	1	1	Х
Verify	1	Х	0	1	0	0	Х
Prog Expanded	1	0	0	$V_{PP}$	0	1	0
Verify Expanded	1	0	1	1	0	1	0
Prog MCON or Key	1	0	0	V <sub>PP</sub>	0	1	1
Verify MCON	1	0	1	1	0	1	1

### Table 16-B. 8751-Compatible Program Load Cycles

The program cycle is used to load a byte of data into a register or memory location within the DS5000. The verify cycle is used to read this byte back for comparison with the originally loaded value to verify proper loading. The security set cycle may be used to enable the software security feature of the DS5000. One may also enter bytes for the MCON register or the encryption key using the program MCON cycle. When using this cycle, the absolute register address must be presented at Port 1 and 2 as is the normal program cycle (Port 2 should be 00h). The MCON contents can be likewise verified using the Verify MCON cycle.

When the DS5000 first detects a parallel program strobe pulse or a security set strobe pulse while in the program load mode following a power-on reset, the internal hardware of the DS5000 is initialized so that an existing 4kB 8751 program can be programmed into a DS5000 with little or no modification. This initialization automatically sets the range address for 8kB and maps the lower 4kB bank of embedded RAM as program memory. The top 4kB of embedded RAM are mapped as data memory. In order to program code (and thereby use the DS5000-enhanced capability), the program/verify expanded cycles can be used. Up to 32kB of program code can be entered and verified. Note that the expanded 32K byte program/verify cycles take much longer than the standard cycles.

A typical parallel loading session would follow this procedure. First, set the contents of the MCON register with the correct range and partition (if using expanded programming). Next, the encryption key can be loaded if desired. Then, program the DS5000 using either standard or expanded program cycles and verify. Last, turn on the security lock using a Security Set cycle.

The security set strobe pulse from an 8751-compatible programming system can enable the software security feature of the DS5000. To explain this operation on the DS5000, it is useful to review how this function works with the 8751. The security set strobe pulse is used to program the EPROM security lock bit on an 8751. The programmed bit disables the on-chip EPROM memory from being read back during a Verify cycle. The bit can only be erased by UV light when the rest of the program is erased.

With the DS5000, the security set strobe pulse serves a similar function for its NV RAM-based security lock which when set disables the NV RAM from beginning read either through a Verify cycle in the parallel program mode or back through the serial port in the serial port mode. When a security set strobe pulse is received by the DS5000, the current state of the security lock bit is checked. If it is currently a 0, it will be set to 1. The security lock can be cleared by clearing the LSB of the MCON register.

# 16.15 Parallel Programming Concerns

Maxim highly recommends using the highly reliable and easy to use serial load mode for programming the DS5000. If parallel programming must be used, several incompatibilities have been discovered in conventional device programmers. The following is a summary of these incompatibilities:

- 1) The DS5000 is a fully CMOS device, and was designed to be pin-compatible with the 80C51/87C51 as opposed to the 8051/8751. As a result there is a subtle difference between these two devices concerning the oscillator input pins, XTAL1 and XTAL2. On the CMOS devices, XTAL1 is the pin which is driven in the external drive configuration. On NMOS devices, XTAL2 is driven for the external clock configuration. This difference has no effect when a crystal is tied to the pins for an external time base. However, many programmers use the external drive configuration to maintain the ability to program multiple types of devices in a single 40-pin socket. For this reason, the DS5000 will not operate correctly in a 8751-compatible socket which uses the external clock mode.
- 2) The 87C51 data sheet specifies a "fast" programming algorithm for on-chip EPROM memory. This algorithm is identical to the 8751 Program mode specification except for the number and duration of ALE low pulses during a "Program Byte" state. There are 25 pulses specified, each with a low time of 90 to 110  $\mu$ s following by a minimum high time of 10  $\mu$ s. Since the Parallel Load mode is partially implemented using internal ROM firmware, the 87C51 fast programming algorithm is incompatible with the DS5000. Programming systems that implement this algorithm are not correctly program a DS5000.
- 3) Also since the Parallel Program mode is partially firmware based, a minimum recovery time is required between back-to-back Program Byte strobes and between a Program Byte strobe followed by a Verify strobe.
- 4) Many programming systems apply  $V_{CC}$  voltage during programming and remove it when programming is completed. The DS5000's Power-On Reset time spec ( $t_{POR}$ ) requires a delay between the application of  $V_{CC}$  and the start of programming. Since there is no similar specification on the 8751/87C51, some programming systems may not meet the  $t_{POR}$  requirement and Program strobe pulses may not be recognized by the DS5000.
- 5) The DS5000 is compatible with either the 21V  $V_{PP}$  of the 8751 or the 12V  $V_{PP}$  of the 87C51. However, some programming systems sample the current that is drawn during programming on the  $V_{CC}$  pin and/or on the  $V_{PP}$  pin. An 8751 is specified to draw a maximum of 30 mA of  $I_{PP}$  current during programming, while an 87C51 is specified for a maximum of 50 mA. A DS5000 will draw a maximum of only 15 mA of  $I_{PP}$  current during programming. As a result, these programming systems may erroneously report that the device is incorrectly installed in the socket.
- 6) Any activity on the P3.0 pin (serial port RXD) will mimic serial load mode, causing the device to immediately exit or fail to enter parallel load mode.

Because of the limitations cited above, Maxim recommends that the Serial Bootstrap Loader be used for initial program loading of the DS5000.

# 16.16 RPC Program Mode Operation

The DS5001FP and DS5002FP series incorporate the RPC (8042) slave interface, a high speed parallel programming mode with many of the benefits of the Serial Loader. Like the Serial mode, it is primarily intended as an in-system technique but can be used in a fixture. When the  $\overline{PROG}$  pin is pulled to a logic 0, the Bootstrap ROM will begin looking for an ASCII carriage return. This can be received via the serial port or the RPC port. The RPC port is accessed as shown in the section on Parallel I/O. If the RPC buffer

is written with a 0Dh, this will cause the loader to respond with its banner and prompt using this same interface. An external microprocessor is assumed to have written and read these values. The RPC loader implements the same command interface and syntax as the Serial Loader. The only difference is the speed at which data can be written, and the lack of a baud rate consideration. As bytes are written into the buffer, they will be acted upon. Handshaking will be used as described in the Parallel I/O section.

The RPC mode requires no super-voltage pulses. The  $\overline{CS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  strobes control the transfer of data between the DS5001 and the host. This protocol makes the DS5001 ideal for PC based applications, but any host processor can perform the loading.

# 17. REAL-TIME CLOCK (RTC)

Many user applications require a time-of-day clock. For this reason, all secure microcontroller modules have RTC options. These include the DS5000T DIP and the DS2250T, DS2251T, and DS2252T SIMMs. There are two types of RTCs used in Maxim modules, which are described below.

# 17.1 DS5000T/DS2250T RTC

The RTC used on the DS5000T and DS2250T provide permanently powered time-of-day monitoring in a convenient BCD format. The clock runs from an internal 32kHz crystal and is generally independent of the microcontroller. It provides time of day information including 0.01 second, seconds, minutes, hours, day, date, month and year to two minutes per month accuracy. It does not provide any interrupt capability, although this feature is in the DS2251T and DS2252T modules.

The RTC used in the DS5000T/DS2250T is transparent to the memory map. Figure 17-1 shows a functional block diagram of the interconnection between the DS5000FP and RTC used on the DS5000T/DS2250T. It is fundamentally a serial device that resides on the address bus. To access the clock, the user must set the ECE2 bit at MCON.2 to a logic 1. This will cause all MOVX instructions to access  $\overline{CE2}$  instead of  $\overline{CE1}$ . Once ECE2 is set, the bytewide Address bit 2 serves as a write enable and Address bit 0 serves as the data input. Bit 7 of the bytewide Data bus serves as the data output. Notice that the read/write line is not used. For each  $\overline{CE2}$  access, the RTC will watch the value of A0 on the bytewide bus for a particular 64-bit security pattern. This pattern checking prevents accidentally invoking the clock. Since these must be write operations, A2 must be a logic 0 for each write. The clock will take no action unless the 64 pattern bits are written in the correct order. Any error causes the pattern comparator to start over. Thus the users must "really" intend to communicate with the RTC. Once the security pattern is written, the next 64 bits are time of day and calendar functions. Thus 128 read/writes are required for any time of day access. Data is written using BA0 and read using BD7. Thus the address actually writes data, but data is read normally using one bit.



# Figure 17-1. DS5000T/DS2250T Functional Block Diagram

The timekeeper contains a shift register with 128 bit locations. The first 64 locations correspond to a pattern shown in Figure 17-2. The next 64 are time data. Before access to time data can occur, the 64-bit pattern must be written. A pattern recognition circuit checks the incoming bits. As each correct bit of the pattern is received, the pointer is advanced. Any incorrect bit will cause the pointer to stop, and it may only be reset by a read operation. When the 64 bits of the pattern have been correctly written, access to RTC data begins. The next 64 bits are time data according to Figure 17-4. When the 64 bits of time data have been read or written (each bit increments the pointer), the pointer has completed its cycle of 128. The next time access is initiated by writing the pattern again. The pointer should be reset with a read operation, to set it to a known location.

To write a data bit to the RTC, a MOVX instruction that forces A2 low and A0 to the state of the bit must be performed. All other address lines should be low. Address line A2 can be thought of as the write enable to the clock and A0 as the input bit. Therefore, to write the 64 bits of the pattern recognition sequence, 64 MOVX instructions must be executed. A read is performed in a similar manner, but A2 is high. Notice that data is encoded into the address line. Either a MOVX A, @DPTR or MOVX @DPTR, A will accomplish a write if the DPH contains 00H, and DPL contains 0000000Xb. The data bit is A0. The R/ $\overline{W}$  signal is irrelevant.

To read a data bit from the clock after the 64-bit pattern has been entered, a MOVX instruction (MOVX A, @Ri or MOVX A, @DPTR) must be executed that sets A2 to a 1. The data bit desired will then be returned in bit 7 of the accumulator. Therefore, to retrieve the 8 bytes of time information in the clock, 64 read MOVX instructions must be executed.

Since the clock pointer increments for each memory access (read or write), extra reads or writes must not be performed (the pointer would move accidentally). For this reason, any interruption of the time read/write process should close ECE2 immediately. An inadvertent memory access to this space would move the pointer, and time data would appear to be garbage on returning to timekeeping. Consequently, interrupts must be disabled when executing time transactions.

Note that the clock access is performed as a Bytewide memory access. The  $\overline{EA}$  pin must remain high. If this pin is low, all memory access is directed outside the chip via the expanded bus. Therefore, the timekeeper would be outside the current memory map.

<u>Figure 17-3</u> is a flowchart that summarizes how to access the time for retrieval and modification. Also, an application example at the end of this section lists a program that contains sample subroutines for communicating with the clock.

# 17.2 Important DS5000T/DS2250T Application Note

The ECE2 bit used to access the RTC on the DS5000T and DS2250T is nonvolatile. If the processor is reset or power is lost during an access to the RTC (while ECE2 = 1), it maintains its state following reset. This unintentional setting of the ECE2 bit may interfere with MOVX instructions if software expects the bit to be cleared following reset. As a general precaution, it is recommended that the ECE2 bit be cleared as part of the reset routine of the device.



# Figure 17-2. DS5000T/DS2250T RTC Pattern Comparison Register

## Figure 17-3. DS5000T/DS2250T RTC Register Entry Flowchart





# Figure 17-4. DS5000T/DS2250T RTC Registers

# 17.3 Registers

The time information is contained in eight registers that are each 8 bits long. After the 64-bit recognition pattern has been received, data in these registers is accessed one bit at a time that is shown conceptually in <u>Figure 17-4</u>. It is recommended that data written to the RTC be handled in groups of 8 bits corresponding to the register bytes in order to prevent erroneous results.

Register data is always in BCD format except for the hours register (register 3), whose format changes depending upon the state of bit 7. If bit 7 is high, the 12-hour mode is selected and bit 5 of the hours register becomes an AM/PM indicator; if bit 7 is low, the 24-hour mode is selected and bit 5 becomes the second 10-hour bit (20–23 hours). Figure 17-5 contains examples that illustrate the content of these registers for different modes and times.

# 17.4 Special Bits

Bit 5 of the days register (register 4) is the control bit for the clock micropower oscillator. Clearing bit 5 to a logic 0 enables the oscillator for normal operation; setting bit 5 to a logic 1 disables the oscillator and halts the timekeeping. It is recommended that bit 5 always be cleared to 0.

Register locations shown as logic 0s in <u>Figure 17-4</u> will always return a 0 when being read. Write operations to these bit locations are ignored by the clock and have no effect on its operation.



## Figure 17-5. Time Register Examples

# 17.5 DS2251T/DS2252T RTC

The DS2251T and DS2252T RTCs provide permanently powered time-of-day monitoring. The clock runs from an internal 32kHz crystal (in the modules) and is generally independent of the microcontroller. It provides time of day information including 0.01 second, seconds, minutes, hours, day, date, month and year. The register format is shown below. The RTC keeps time to two minutes per month accuracy. It offers a complete representation of time and calendar in a convenient BCD format, but is accessible via the memory bus in a parallel fashion and is read or written like a RAM. It requires no security pattern or shifting to access.

The RTC also offers powerful interrupt capability including a time of day/calendar alarm and a periodic interval timeout. The alarm can be set for once per minute, when an exact minute occurs, when an exact minute and hour occurs, or when an exact minute, hour, and day occurs. On the DS2251T, this alarm signal is brought out to an external pin on the module. The RTC also supports a second interrupt with a programmable interval. This interrupt will activate if the interval is allowed to timeout. It is programmable between 0.01 second and 99.99 seconds. It is also independent of the time-of-day interrupt described above. The time-out interrupt can be used as a third timer, a watchdog function or for a variety of other uses.

Figure 17-6 illustrates the internal RTC connection for the DS2251T and DS2252T. The difference between the two versions is the interrupt pinout. A DS2251T has all of the RTC interrupt outputs brought to the connector, allowing the user to determine how these are connected. The DS2252T provides one open-drain interrupt output that is connected to P3.2.



# Figure 17-6. DS2251T/DS2252T RTC Block Diagram

# 17.6 Memory Map

The RTCs in the DS2251T and DS2252T are memory mapped. It is accessed using the peripheral selects. First, the PES bit at MCON.2 must be set to a logic 1. This enables the peripheral space in the MOVX area. The RTC function is mapped under  $\overline{PE1}$ . This area begins at address 0000h. The timekeeping map consists of 14 time-related registers and 50 bytes of SRAM. It is illustrated in Figure 17-7.



# Figure 17-7. DS2251T/DS2252T RTC Memory Map

The time, calendar, and alarm functions are controlled by these 14 registers. In particular, the command register controls most functions. There are two additional bits in register 09h that deserve mention. Bit 7 is EOSC, which enables the Timekeeping oscillator if set to a 0. Battery lifetime can be preserved by disabling the oscillator when it is not needed and power is not present. Note the user's software should enable the oscillator, as it should be off for shipping. If the oscillator is off, a user can read or write to the Timekeeping register, but the time value will not change. Setting the  $\overline{\text{ESQW}}$  bit (bit 6) of the same register will cause the DS2251T to output a 1024 Hz SQW signal output on pin 70. When disabled, it is tri-state so it will not interfere with other uses of a port pin.

## DS2251T/DS2252T RTC Command Register

RTC COMMAND Register Address 0BH							
TE	IPSW	IBH/L0	PU/LVL	WAM	TDM	WAF	TDF
CMD.7 Transfer Enable	e	<b>TE</b> To avoid updating of time registers while a read is taking place, the update may be frozen. Setting the $TE = 0$ prevents the RTC from updating the user-readable time of day registers. Setting $TE = 1$ will enable updates every 0.01 seconds.					
CMD.6		IPSW					
Interrupt Swite	h	When IPSW = assigned to the	= 1, INTP wil periodic timeo	l be assigned out. When IPSV	to time of day V=0, the functi	$\overline{\mathbf{N}}$ alarm and $\overline{\mathbf{N}}$ ons are reverse	TTB will be
CMD.5		IBHL					
INTB H/L		When set to logic 1, the $\overline{\text{INTB}}$ will source current (active high). When set to a logic 0, $\overline{\text{INTB}}$ will sink current (active low).					
CMD.4		PU/LVL					
Pulse/Level		When set to a logic 1, $\overline{\text{INTP}}$ will sink current for approximately 3ms when it is activated. $\overline{\text{INTB}}$ sinks or sources (as set by IBLH) for 3ms. When set to a logic 0, the interrupt pins will signal with a continuous level.					
CMD.3 Watchdog Alar	rm Mask	<b>WAM</b> When WAM = 1, the watchdog countdown timer interrupt will be disabled. When WAM = 0, the countdown interrupt is enabled.					
<b>CMD.2</b> Time of Day		<b>TDM</b> When set to a logic 1, the time of day interrupt is disabled. When set to an alarm mask logic 0, the time of day alarm is enabled.					
CMD.1 Watchdog		<b>WAF</b> This bit is set to 1 by the RTC when a watchdog timeout alarm flag occurs. WAF is reset by reading or writing either of the countdown registers.					
<b>CMD.0</b> Time-of-Day A	larm Flag	<b>TDF</b> This bit is set to 1 by the RTC when a time-of-day alarm occurs. It is cleared by reading or writing any time-of-day alarm register (register 3, 5, or 7).					

# 17.7 DS2251T/DS2252T RTC Interrupts

The DS2252T/DS2252T RTC provides two interrupt functions. They are time-of-day alarm and a watchdog alarm. The watchdog alarm is a user programmed periodic interval time-out. It is programmed using registers 0Ch and 0Dh. The time-of-day alarm is controlled by the registers at locations 03h, 05h, and 07h as well as the command register. The alarm registers relate to similar time registers. The alarm works by matching the time to the selected alarm according to the mask bits. These are the MSBs of the respective alarm registers. The mask determines if that register is used in the alarm match or is a don't care.

	MASK		ALADM CONDITION		
Minutes	Hours	Days	ALARM CONDITION		
1	1	1	Alarm once per minute.		
0	1	1	Alarm when minutes match time.		
0	0	1	Alarm when minutes and hours match time.		
0	0	0	Alarm when minutes, hours, and days match time.		

### Table 17-A. Alarm Mask Bit Operation

**Note:** Other mask bit combinations produce invalid operations and should be avoided.

The RTC provides three interrupt outputs called  $\overline{INTA}$ ,  $\overline{INTB}$ , and  $\overline{INTP}$ .  $\overline{INTP}$  is an open-drain representation of  $\overline{INTA}$  that can also be forced active. Either  $\overline{INTA}$  or  $\overline{INTB}$  can be assigned to either interrupt function. That is,  $\overline{INTA}$  can be the time-of-day alarm or the time-out interval alarm. When  $\overline{INTA}$  serves as one function,  $\overline{INTB}$  is automatically the other.  $\overline{INTP}$  always tracks with  $\overline{INTA}$ . This allows the RTC interrupts to use only one interrupt pin on the microprocessor if the interrupts will not be used simultaneously. In the DS2251T, all three interrupt pins are available at the connector. The user connects these to the microprocessor port pins of choice. In the DS2252T, only  $\overline{INTP}$  is available and is connected to P3.2 ( $\overline{INT0}$ ).  $\overline{INTP}$  is an open-drain signal, and will pull P3.2 low.

# Important DS2251T/DS2252T RTC Application Note

Under certain conditions the RTC alarm can be active following the application of  $V_{CC}$  to the module. While this is normal operation of the device, the system designer must be sure to allow for the RTC interrupt to be active following a module power-on reset. This can occur in one of two situations. The first is if the RTC was intentionally enabled, and an RTC alarm occurred while  $V_{CC}$  was removed. In this case, the alarm will be seen to be active during the power-on reset routine. Common software practice is to blindly enable all interrupts early in the application software. Because the RTC interrupt may already be pending, it is important that the RTC be fully initialized before enabling interrupts. This also means that the system hardware should tolerate the appropriate interrupt pins on either the microprocessor or RTC being active on power-up.

The second cause of an unintentional RTC alarm assertion is related to the first time power is applied to a device, breaking its freshness seal. The freshness seal is a low-power mode that removes battery power from the internal SRAM and RTC during extended storage periods. All Maxim microcontroller modules are shipped from the factory with the internal freshness seal enabled to prevent battery drain while in storage. The freshness seal is automatically removed upon first application of  $V_{CC}$ .

When the freshness seal is broken, all bits inside the RTC are indeterminate. This could result in the alarm bits being set, and an alarm interrupt asserted on the appropriate pin, when  $V_{CC}$  is applied. Users of

the DS2251T will immediately identify this condition, if present, by the INTP being continually low. Users of the DS2252T will recognize this condition by the INTO signal (pin 12) being stuck low. This is because the RTC interrupt is internally connected to the INTO signal via an open-drain output. Although external signals can drive this pin to a logic 1 state, attempts by the device to set P3.2 to a logic 1 will be unsuccessful. This can be incorrectly interpreted as a faulty device if one is not aware of the relationship between the RTC's INTP pin and the INTO pin on the DS2251T.

Under normal usage, the alarm condition will be cleared by the application software when the RTC is set as part of device initialization. Occasionally however, a developer may wish to clear this condition before writing the RTC interface routine. The situation can be easily remedied by execution of the following short program in the affected device. The following program fragment accesses the RTC, clearing the time of day and watchdog alarm flags and disabling the associated interrupts.

Note that the breaking of the freshness seal is the only time the RTC alarm flags will be indeterminate. Subsequent application and removal of  $V_{CC}$  will have no effect on the RTC alarm bits. This situation will never occur during normal operation.

;Program CLR_CLK.ASM ;This program clears & disables the DS2251T or DS2252T RTC alarm interrupts.						
•	CSEG	at O		;Reset vector.		
, START:	MOV PUSH ORL	P2, MCON MCON,	#00h #04h	;Clear high byte of address. ;Save current MCON settings. ;Switch to PES to access RTC.		
	MOV MOV MOVX	R0, A, @R0,	#0Bh #8Ch A	;Disable watchdog, TOD interrupts.		
	MOV MOV MOVX	R0, A, @R0,	#09h #40h A	;Make sure clock is enabled.		
	MOV MOV MOVX	R0, A, @R0,	#08h #00h A	;Disable INP force bit.		
	MOV MOVX	R0, @R0,	#0Ch A	;Write any value to a watchdog alarm ;register to clear the interrupt.		
	MOV MOVX	R0, @R0,	#03h A	;Write any value to a TOD alarm ;register to clear the interrupt.		
	POP	MCON		;Restore MCON settings.		

# Application: Using the DS5000T RTC

The RTC of the DS5000T and DS2250T is basically a serial device that uses a single address bit as an input and a single data bus bit as an output. The following program is an example of how to use this clock. It provides a serial port interface allowing a user to set and read the time of day. Note that the serial port setup expects 9600-baud communication and an 11.0592MHz crystal. If a user's application uses different values, this setup must be modified. All of the timekeeping subroutines can be incorporated into a user's program by removing the command interface and serial port setup.

**Programmer's Note:** In the Write subroutine at the end of this example program, there is one unusual statement. The action of writing a byte to the RTC is actually done using a read instruction (MOVX A, @DPTR). This is because a write instruction would write to the RAM under  $\overline{CE2}$  if one were present. Since the RTC uses A2 as a write enable and A0 as the data bit, this instruction is acceptable.

```
; Program DEMODS5T
 This program responds to commands received over the serial
;
 I/O port to send or receive the date/time information between
;
 the RTC in the DS5000T and the serial I/O port. This allows
 an external program or user to access the date/time information.
 The program first sets up the serial port for transmission at
;
  9600 baud with eight data bits, no parity, and one stop bit.
;
 Next, the program begins execution of a loop waiting for an
;
  instruction from the serial port. Two valid instructions, R and W,
  are recognized.
;
; Receipt of the R character causes the DEMODS5T program
 to read eight bytes of date/time information from the RTC
;
  and send them out over the serial port.
;
; Receipt of the W character causes the DEMODS5T program
 to wait for eight bytes of date/time information from the serial
;
 port and write them to the RTC.
;
 Any other byte received from the serial port is incremented and
;
  then sent back out to the serial port.
;
PCON
       equ
               87H
MCON
       equ
               0C6H
ΤA
       equ
               0C7H
;
               at O
       cseg
       sjmp
               START
       cseg
               at 30H
START: ; Initialization.
               #0AAH
                            ;Timed
 mov
       TA,
 mov
       TA,
               #55H
                            ;access.
       PCON,
               #0
 mov
                            ;Reset watchdog timer.
 mov
       MCON,
               #0F8H
                            ;Turn off CE2 for memory access.
lcall
       CLOSE
                            ;Close date/time registers.
       IE,
               #0
mov
       TMOD,
               #20H
                            ;Initialize the
mov
       TH1,
mov
               #0FAH
                            ;serial port
       TL1,
                            ;for 9600
               #0FAH
mov
                            ; baud using 11.0592MHz crystal.
orl
       PCON,
               #80H
               #52H
mov
       SCON,
       TCON,
               #40H
mov
L:
       RI,
                            ;Wait for character.
jnb
               L
       RI
                            ;Clear the receiver.
clr
               SBUF
                            ;Load in the character.
mov
       Α,
cjne
       Α,
               #'R, H
                            ;Skip if not a read.
```

lcall mov F:	OPEN B	#8	;Set up to read date/time. ;Set up to send 8 bytes.
lcall G:	RBYTE		;Read a byte of date/time.
jnb clr mov djnz sjmp	TI, TI SBUF, B, L	G A F	;Wait for end of previous send. ;Clear transmitter. ;Send out the byte. ;Loop for 8 bytes. ;Return to main loop.
cjne lcall mov I:	A, OPEN B,	#′₩′, J #8	;Skip if not a write. ;Set up to read date/time. ; Set up to receive 8 bytes.
jnb jlr mov lcall djnz sjmp	RI, RI A, WBYTE B, L	I SBUF I	<pre>;Wait to receive a byte. ;Clear the receiver. ;Bring in the byte. ;Write a byte of date/time. ;Loop for 8 bytes. ;Return to main loop.</pre>
J: jnb clr inc mov sjmp ;	TI, TI A SBUF, L	J	;If it is neither an R nor a W ;increment the character, ;send it back out to the ;serial port, and then ;return to the main loop.
; SUBRO ; ; This ; is re ; The s ; acces ;	UTINE TO subrouti quired i ubroutir s with b	O OPEN THE CL ine executes in order to o ne returns wi poth the accu	OCK/CALENDAR (ECC) the sequence of reads and writes which pen communication with the timekeeper. th the timekeeper opened for data mulator and B register modified.
OPEN:	LCALL MOV MOV	CLOSE B,#4 A,#0C5H	<pre>;Make sure it is closed. ;Set pattern period count. ;Load first byte of pattern.</pre>
OPENA:	LCALL XRL LCALL SWAP DJNZ RET	WBYTE A,#OFFH WBYTE A B,OPENA	<pre>;Send out the byte. ;Generate next pattern byte. ;Send out the byte. ;Generate next pattern byte. ;Repeat until 8 bytes sent. ;Return.</pre>
, ;**** SU ;******	******** BROUTINE *******	*************** E TO CLOSE TH *****	***** E RTC *****
, ; This by exec subrout ;	subrout cuting ine retu	ine insures f 9 successive urns with bot	that the registers of the timekeeper ; are closed reads of the date and time ; registers. The h the accumulator ; and the B register modified.
CLOSE: CLOSEA:	MOV LCALL DJNZ RET	B,#9 RBYTE B,CLOSEA	;Set up to read 9 bytes. ;Read a byte. ;Loop for 9 byte reads. ;Return.
;***** ;*** SU	******* BROUTINE	* * * * * * * * * * * * * * * * * * *	****** ATA BYTE

#### 

;

; This subroutine performs a "context switch: to the CE2 data ; space and then reads one byte from the timekeeping device. ; Then it switches back to the CE1 data space and returns ; the byte read in the accumulator, with all other registers ; unchanged.

;			
RBYTE:	PUSH PUSH PUSH ORL	DPL DPH MCON MCON,#4	;Save the data ; pointer on stack. ;Save MCON register. ;Switch to CE2.
	PUSH	В	;Save the B register.
	MOV	DPL,#4	;Set up for data input.
	MOV	dph,#0	;Set high address byte.
	MOV	в,#8	;Set the bit count.
LI:	PUSH	ACC	;Save the accumulator.
	MOVX	A,@DPTR	;Input the data bit from the RTC into ; ACC.7.
	RLC	A	;Move it to carry.
	POP	ACC	;Get the accumulator.
	RRC	A	;Save the data bit.
	DJNZ	B,LI R	¿Loop for a whole byte.
	POP	В	Restore the B register.
	POP	MCON	Restore the MCON register.
	POP	DPH	Restore the data
	POP	DPL	, pointer from stack.
	KEI		, Recurn.
, ;**** SU ;****	******* UBROUTIN ******	************* E TO WRITE A ***********	********** DATA BYTE *******
;			
; This	subrout	ine performs	a "context switch" to the CE2 data
; space	e and th	en writes one	e byte from the accumulator to the
; timek	eeping	device. Then	it switches back to the CE1 data
; space	e and re	turns with al	l registers unchanged.
;			
WBYTE:	PUSH	DPL	Save the data
	PUSH	DPH	i pointer on stack.
	PUSH	MCON #4	Save the MCON register.
	ORL	MCON, #4	SWILCH LO CEZ.
	PUSH	B 11 #0	Save the B register.
	MOV	MOV B #8	Set the hit Count
τ.Ο:	DIIGH	ACC 5, #0	Save the accumulator
101	ANT.	Δ #1	Set up bit for output
	MOV		Set address to write bit
	MOVX	A. @DPTR	Output the data bit.
	POP	ACC	Restore the accumulator.
	RR	A	;Position next bit.
	DJNZ	B, LO	;Loop for a whole byte.
	POP	В	Restore the B register.
	POP	MCON	Restore the MCON register.
	POP	DPH	Restore the data
	POP	DPL	; pointer from stack.
	RET		;Return.
;			
	END		;End of program.

## Application: Using the DS2251T/DS2252T RTC

The RTC of the DS2251T or DS2252T is accessed in a parallel fashion like a RAM. The user simply writes to the registers to set the time and control functions. The following program is an example of how to use this clock. It provides a serial port interface allowing an user to set and read the time of day. Note that the serial port setup expects 9600-baud communication and an 11.0592MHz crystal. If a user's application uses different values, this setup must be modified. All of the timekeeping access is performed in the code under Set Time and Tell Time. The remainder of this program concerns getting data in and out of the serial port for display purposes and has nothing to do with timekeeper access.

```
;Program DS1283
; This program responds to commands received over the serial
 port to set the date and time information in the RTC
;
 The program first initializes the serial port for communication
;
;
  at 9600 baud with eight data bits, no parity, and one stop bit.
 After setting the date and time, the program begins execution
;
  of an infinite loop which sends back the date and time each
;
  time a character is received.
;
        EOU
                0DH
CR
LF
        EQU
                0AH
;
MCON
        EQU
                0C6H
ΤA
        EQU
                0C7H
CSEG
        AΤ
                0
;
        MOV
                TA,
                             #0AAH
                                         ; Timed
        MOV
                             #55H
                                         ; access.
                TA,
        MOV
                PCON,
                             #0
                                         ; Reset watchdog timer.
        ANL
                MCON,
                             #0FBH
                                         ;
                                           Turn off PES for memory access.
        MOV
                P2,
                             #0
                                         ;
                                           Clear high byte of address.
                                       ; for clock access
;
                             #0
        MOV
                IE,
                                         ; Initialize the
        MOV
                TMOD,
                             #20H
        MOV
                TH1,
                             #0FAH
                                         ; serial port
        MOV
                TL1,
                             #0FAH
                                         ; for 9600
                                         ; baud, with 11.0522MHz crystal.
        ORL
                PCON,
                             #80H
        MOV
                SCON,
                             #52H
                             #40H
        MOV
                TCON,
;Messages
                             #TEXTO
        MOV
                DPTR,
        LCALL
                TEXT_OUT
        LCALL
                CHAR_IN
        LCALL
                CHAR_OUT
        PUSH
                ACC
        MOV
                DPTR,
                             #TEXT3
        LCALL
                TEXT_OUT
        POP
                ACC
                             #5FH
        ANL
                Α,
        CJNE
                             #'Υ',
                Α,
                                         TELL_TIME
;Set Time
        CLR
                Α
                             #0Bh
        MOV
                R0,
                WBYTE
                                         ; Freeze the registers.
        LCALL
        MOV
                DPTR,
                             #YEAR
```

LCALL LCALL MOV LCALL LCALL	TEXT_OUT HEX_IN WBYTE DPTR, TEXT_OUT HEX_IN	#MONTH	; Set the year.
LCALL MOV LCALL	WBYTE DPTR, TEXT_OUT	#DAY	; Set the month.
LCALL DEC MOV LCALL	HEX_IN WBYTE RO DPTR, TEXT_OUT	#DAYW	; Set the day.
LCALL DEC MOV LCALL	WBYTE RO DPTR, TEXT_OUT	#HOUR	; Set day of the week.
LCALL DEC MOV LCALL	HEX_IN WBYTE R0 DPTR, TEXT_OUT	#MINUTE	; Set the hour.
LCALL LCALL	HEX_IN WBYTE		; Set the minute.
LCALL LCALL MOV LCALL	A WBYTE WBYTE DPTR, TEXT OUT	#TRIGGER	; Set seconds ; to 00.00
LCALL MOV MOV	CHAR_IN A,	#80H	; Wait for trigger.
LCALL	WBYTE	#	; Un-freeze the registers.
, TELL_TIME: MOV LCALL CONTINUE:	DPTR, TEXT_OUT	#TEXT4	; Invite user to read time.
, LCALL	CHAR_IN		; Wait for read request.
MOV LCALL MOV LCALL	R0, WBYTE DPTR, TEXT_OUT	#11 #TEXT1	; Freeze the registers.
MOV LCALL ANL LCALL MOV	RU, RBYTE A, HEX_OUT A,	#9 #1FH #'/'	<pre>; Read the month. ; Isolate it. ; Display month.</pre>
LCALL LCALL ANL LCALL MOV	CHAR_OUT RBYTE A, HEX_OUT A	#3FH #///	; Read the day of month. ; Isolate it. ; Display day of month.
LCALL MOV	CHAR_OUT R0,	#10	
LCALL LCALL	RBYTE HEX_OUT		; Read the year. ; Display the year.

	MOV LCALL	DPTR, TEXT OUT	#TEXT2		
	MOV	R0,	#4		
	LCALL	RBYTE		;	Read the hour.
	LCALL	RU HFY AIT		:	Dignlay the hour
	MOV	Δ	#':'	'	Dispidy che noui.
	LCALL	CHAR OUT	π -		
	LCALL	RBYTE		;	Read the minute.
	LCALL	HEX_OUT		;	Display the minute.
	MOV	Α,	#':'		
	LCALL	CHAR_OUT			
	LCALL	RBYTE		;	Read the second.
	LCALL	HEX_OUT		;	Display the second.
	MOV	A,	#'.'		
	LCALL	CHAR_OUT			Dood frontion of gogond
	LCALL	KBIIL URV OUT		΄.	Read fraction of second.
		REA_001 PTQ	# <b>₩₽₽</b> ₽₽₽	'	Display fraction of second.
		ΤΕΥΤ ΟΠΤ	#11712		
	MOV	A.	#80H		
	MOV	R0,	#11		
	LCALL	WBYTE		;	Unfreeze the registers.
;	SJMP	CONTINUE		;	Repeat indefinitely.
;	50111	001111101		,	Repeat matrimetry.
;Utilit	cies				
HEX_IN:	MOTZ	D	# <b>0</b>		
תו עשוו.	MOV.	В,	ΨU		
псх_гь.		CUND TN			
	LCALL	CHAR OUT			
	CJNE	A, #0DH,	NOT CR		
	MOV	Α,	B		
	RET				
NOT_CR:	:				
	ADD	Α,	#-30H		
	JNC	HEX_LP	* 2		
	CJNE	A, #10,	Ş+3		
	JC	HEX_XX	ш ¬		
	ADD	A, 7 #10	开一 / さ」つ		
	TC	A, HIU, urv id	ŞŦS		
	CINE	Δ <u></u> #16	\$+3		
	JNC	HEX LP	φ· 5		
HEX XX:					
	XCH	Α,	В		
	ANL	Α,	#0FH		
	SWAP	A			
	ORL	Α,	В		
	MOV	В,	A		
	SJMP	HEX_LP			
<i>י</i> עדע ∧ויי	r•				
пек_001	. • M⊖V	В	#2		
OUT LP:	110 0	2,	<u>   4</u>		
	SWAP	A			
	PUSH	ACC			
	ANL	Α,	#0FH		
	CJNE	Α,	#10, \$+3		
	JC	HEX_OK			

UEV OV.	ADD	Α,	#7		
HEX_OK:	ADD LCALL	A, CHAR_OUT	#30н		
	POP DJNZ RET	ACC B,	OUT_LP		
i move ou	<b></b>				
WT1:	PUSH	ACC			
	CLR MOVC INC JZ LCALL SJMP	A A, DPTR WT2 CHAR_OUT WT1	@A+DPTR		
WT2:	POP RET	ACC			
;					
CHAR_IN	: TND	ът	Ουλο τΝ		
	MOV CLR RET	RI, A, RI	SBUF		
;	_				
CHAR_OU	T: JNB MOV CLR RET	TI, SBUF, TI	CHAR_OUT A		
;					
RBYTE:					
	PUSH ORL MOVX DEC POP RET	MCON MCON, A, R0 MCON	#4 @R0	;;;;;;	Save MCON register. Switch to PES. Read the register. Decrement the pointer. Restore MCON register. Return.
;					
WBYTE:	PUSH ORL MOVX DEC POP RET	MCON MCON, @R0, R0 MCON	#4 A	;;;;;;;	Save MCON register. Switch to PES. Read the register. Decrement the pointer. Restore MCON register. Return.
; VEND·					
MONTH:	DB	CR,LF,'YEAR	(0 - 99)	:	',0
DAY:	DB	CR,LF,'MONTH	[ (1 - 12)	:	',0
DAYW:	DB	CR,LF,'DAY C	F MONTH	:	′,0
HOUR:	DB	CR,LF,'DAY C	F WEEK	:	',0
MINITE	DB	CR,LF,'HOUR	(0 - 23)	:	′,0
	DB	CR,LF,'MINUT	'E (0 - 59)	:	′,0

TRIGGER	:	
	DB	CR,LF,'PRESS ANY KEY TO SET THIS TIME',CR,LF,0
TEXT0:		
	DB	CR,LF,'****** DALLAS SEMICONDUCTOR ******'
	DB	CR, LF, 'DS2251/2 RTC DEMONSTRATION PROGRAM', CR, LF
	DB	CR,LF,'DO YOU WANT TO SET THE TIME (Y/N) ? ',O
TEXT1:		
	DB	CR,LF,'DATE: ',0
TEXT2:		
	DB	CR,LF,'TIME: ',0
TEXT3:		
	DB	CR, LF, 0
TEXT4:		
	DB	CR, LF, 'PRESS ANY KEY TO READ THE DATE AND TIME'
	DB	CR, LF, 0
;		
	END	; End of Program.

# 18. TROUBLESHOOTING

Maxim's secure microcontroller family has proven itself to be a reliable and easy-to-use product. As with any highly integrated device, however, questions and or problems can arise during its use and development. Many of these stem from inadvertent attempts to design with the secure microcontroller as though it were exactly an 8051. To reduce these difficulties, Maxim has gathered the common problems in this section. These are the result of thousands of application questions and represent the most likely sources of trouble. The following section is organized by symptom, with suggested remedies. If these fail, Maxim applications engineers are available to assist you. The next section lists specific do's and don'ts for designing with secure microcontrollers. These are largely based on the default practices of 8051 and other microcontroller users.

# **18.1 Unexplained Device Resets**

Several features in the device can cause a reset. Because many of these are unique to the secure microcontroller family, a traditional 8051 user may be unaware of them.

- 1) **Watchdog Timer**. If the watchdog timer is enabled, it will cause a reset every 122,800 machine cycles. At 12MHz, this is 122.8ms. The Watchdog may be operating even though it was never deliberately enabled. If the Watchdog is not used, deliberately disable it in software as part of the reset vector. If it is used, the code may be missing an opportunity to strobe the Watchdog leading to an accidental reset.
- 2) **Power Supply Glitches**. The soft microprocessor monitors  $V_{CC}$  for a power failure. When power drops below its  $V_{CCMIN}$  threshold, the microprocessor will reset. Good decoupling can eliminate resets due to noise. A 10µF and a 0.1µF capacitor are reasonable values, but actual selections depend on the system. Note: Be especially wary of synchronous resets. That is, if every time an event occurs, the microprocessor resets. The event (i.e., turning on a motor) could be causing a dip in  $V_{CC}$ .
- 3) **Electrostatic Discharge**. Most microprocessors lose control during a large static burst. The watchdog timer catches an out-of-control processor. This appears as a watchdog timer reset.

During the debugging process, it can be necessary to isolate the cause of an unexpected device reset. Because resets are initiated by a limited number of sources, it is relatively easy to determine their source by interrogating a few bits. These bits should be interrogated early in the code following a reset to determine its source. As a debug tool, software could set the state of one or more port pins to indicate the type of reset to the designer. Note that power supply problems or glitches will most likely appear as unplanned power-on resets.

SOURCE	POR BIT PCON.6	WTR BIT PCON.4
Power-On Reset	0	0
Watchdog Reset	0	1
External Reset	1	0

# 18.2 DS5000T/DS2250T Reports the Incorrect Time/Date

1) Shift register corruption of the internal real-time clock. When using a DS5000T or DS2250T and ECE2=1, any MOVX will increment the clock pointer. If the microcontroller receives an interrupt while reading the clock, a MOVX done as part of the ISR will alter the clock pointer. Either disable interrupts while in the clock or clear ECE2 as soon as an interrupt occurs.

2) Time is not changing. The timekeeper oscillator must be enabled if the RTC is to be used. If the oscillator is off, the time will remain as it was written.

# 18.3 RAM Loses Data When Powered Down

The battery is drained, and no longer has sufficient capacity to create a voltage that sustains data in the absence of power. This could occur if a negative voltage (below -0.3V) has been applied to the part on any pin. Look for undershoots on power or signals. Also, the power could have been applied in reverse polarity or a DS5000(T) could have been plugged in backwards. If this happens to a module, the part may still work, but will not retain memory. Note that lithium batteries have a very long time constant. Putting the device on the shelf for one to two weeks may restore enough voltage to battery back the memory again. The lifetime of such a battery will be reduced, however.

# 18.4 Unable to Invoke Stop Mode

Unlike the 8051, the STOP bit in the PCON register is timed-access protected. Existing 8051 code will not use the timed-access procedure, so the STOP mode would not be successfully invoked.

# 18.5 Serial Port Does Not Work

The serial port is not a complicated peripheral, but there are many elements that need to be initialized. The following checklist is provided to help in debugging.

- 1) Are the P3.0 (RXD) and P3.1 (TXD) bits in the Port 3 SFR latch set to 1?
- 2) Is the correct serial port mode selected?
- 3) If using serial port mode 1 or 3, is appropriate timer reload value selected?
- 4) If using serial port mode 1 or 3, is timer 1 enabled? (TCON.6)
- 5) If desired, is the serial port doubler bit, SMOD, set? (PCON.7)
- 6) If desired, is the receiver enable bit, REN, set? (SCON.4)
- 7) Is the serial port interrupt bit, ES, set? (IE.4)
- 8) Is the global interrupt enable bit, EA, set? (IE.7)

# 18.6 Program Will Not Execute

This is a general category of complaint. In most cases more information is needed. Prior to calling for applications support, check the status of ALE,  $\overrightarrow{PSEN}$ , XTAL2, ports, and RST. Also, try adding instructions that write a value to the ports to see which sections of code are being run and which are not (similar to using print statements). The following is a list of some common reasons that the program will not execute.

## EA is floating.

The  $\overline{EA}$  pin has an internal pulldown resistor. If  $\overline{EA}$  is unconnected, it floats to a low state, forcing the use of the expanded bus on Ports 0 and 2, and disabling internal NV RAM. Connect  $\overline{EA}$  directly to +5V for proper operation.

### Crystal is not running.

Check the capacitance used with the crystals. Approximately 20pF–40pF is typical. Take note of any stray capacitance that could increase the actual loading.

#### Memory map is not configured.

If the developer has not selected the correct memory map via the bootstrap loader, it may not be possible to run the application software as desired. For example, a DS2251T with 64kB of memory could be configured with a 32kB range. Code above 32kB in NV RAM would not be executed.

### No stack.

C programmers frequently use a large memory model. This places the C stack in MOVX RAM area. The typical default address for compilers is to place the stack at 0000h. A device in a partitionable mode will not have MOVX NV RAM begin at 0000h. The C startup configuration should be altered to put the stack and any other data variables above the Partition. C programs typically crash if there is no stack.

### Code is written for an 8052.

The 8052 family has 256 bytes of on chip RAM and a third timer. Secure microcontroller family devices are 8051 derivatives and do not have these resources.

### Watchdog timer is running but unsupported in software.

If the watchdog timer is enabled but not supported by software, it will reset the microprocessor at intervals of 122.8ms with a 12MHz crystal. If writing to an LCD display or similar activity, the initialization may take more time that this. The code would appear not to run since the display would never get it message printed. Make certain the watchdog timer is either supported or disabled in software as soon as possible following the exit from the reset state.

### The CRC bit is set on a DS5001FP.

If the CRC bit is set, the DS5001FP CPU will invoke the bootstrap loader on each power up and perform a CRC. If the calculation does not match the stored value, the device will remain in the loader mode. If the user has accidentally set this bit and is not using the CRC, it will surely be incorrect and invoke the loader on each power up. A program will seem to run (the internal ROM checking the NV RAM), then stop.

#### High current drain in stop mode

Secure microcontrollers draw approximately  $80\mu A$  of  $I_{CC}$  in stop mode. However, the  $\overline{EA}$  pin has a resistive load of between  $40k\Omega$  to  $125k\Omega$ . If  $\overline{EA}$  is connected to +5V, this pin draws between  $40\mu A$  to  $125\mu A$ . This current can be eliminated by grounding the  $\overline{EA}$  pin and locking the device via the bootstrap loader. When locked, internal logic disregards the state of  $\overline{EA}$ . Since it is no longer connected to +5V, the device will only draw its very low  $I_{CC}$ .

#### Data is lost or corrupted.

A common cause is that data in a DS2250-64 or a DS5000FP based system is lost between banks. The ECE2 bit was most likely left active when software was supposed to write to  $\overline{CE1}$  memory. The opposite is also possible. When using the DS5000FP or DS2250(T) data crossing between  $\overline{CE1}$  and  $\overline{CE2}$  must be managed carefully.

Another possible cause is electrostatic discharge (ESD). This can corrupt memory locations and/or damage to the device. For more information, refer to *Application Note 93: Design Guidelines for Microcontrollers Incorporating NV RAM*.

### INTO is stuck low on DS2252T.

The DS2252T incorporates an RTC with interrupt capability. The INTP output of the RTC is connected to the INTO pin of the DS5002FP microcontroller and also the INTO pin of the SIMM. If an RTC interrupt occurs, this will pull the INTO signal low. If the system is not expecting the INTO signal to be active, this can appear as the INTO signal "stuck" low. Because the state of the RTC alarm is undefined after the freshness seal is broken, the device can power up with the interrupt active, holding the INTO signal low. This condition can also occur if software accidentally activates the alarm during normal operation, or if an alarm occurs during data retention mode. To clear this condition, clear the RTC alarm (if desired) as part of the power-on reset sequence, before interrupts are enabled.

### Problems with the DS5000TK Evaluation Kit.

This is a general category of complaint that could be related to problems with the target microcontroller, the PC software or COM port, or the DS5000TK hardware. Below are listed some of the most common problems and suggested remedies.

### DS5000TK Evaluation Kit does not respond to PC host software.

- 1) V<sub>CC</sub> and GND must be supplied via the ribbon cable. An external crystal (via ribbon cable) is required to run a program. The DS5000TK hardware internal oscillator is used only for program loading.
- 2) Cable is broken or a standard phone cable has been used. A standard phone cable has the wrong pin out of the DS5000TK.
- 3) Incorrect COM port has been selected.
- 4) The device is not locked into its ZIF socket.

### Communication fails on a DS5000TK.

- 1) The ribbon cable represents a significant stray capacitance to the crystal pins. The crystal may be running at the wrong frequency. Observing ALE, which should be 1/6 of the crystal, can check this. If it is not, adjust the capacitors to get the correct frequency.
- 2) The A/B switch is in the wrong position. In position A, the serial port is routed to the target system. In position B, it goes back to the PC COM port. Position B is the correct position for use when loading the device.

### DEMODS5T program does not work.

If the DEMODS5T program does not work, this is normally caused by the serial communication problems mentioned above. For the demo, the crystal must oscillate at 11.0592MHz. Also, the A/B switch must be in position B so the microcontroller communicates with the PC through the serial port while running code.

# 18.7 Do's and Don'ts

This section highlights common mistakes and offers helpful hints.

# Don'ts

**RC Resets.** Do not use an RC circuit for a power-on reset. The secure microcontroller family does this internally. If the traditional RC circuit is used without a diode, it will expose the RST pin to -5V if power falls faster than the RC time constant.

**Battery-Backed Signals.** Do not connect battery-backed chip enables or signals to nonbacked devices. This produces a drain on the battery. On the DS5001 and DS5002,  $\overline{PE1}$  and  $\overline{PE2}$  as a well as  $\overline{CE1}$  - 4 are

battery-backed.  $\overline{PE3}$  and  $\overline{PE4}$  are not backed, and can be connected to normal circuits. On the DS5000FP,  $\overline{CE1}$ ,  $\overline{CE2}$ , and BA14 are battery-backed.

**Negative Voltage Spikes.** Do not allow negative voltage to contact the device. This includes under shoots on power or ports, static, plugging in backwards, or applying a signal without a common ground reference. Electrostatic discharge can also produce momentary negative voltages.

# Do's

**Use Static Protection.** Do use Schottky diodes and resistors on port pins that are available at the outside world. Static can represent a negative voltage that temporarily collapses the battery voltage. This is discussed in *Application Note 93: Design Guidelines for Microcontrollers Incorporating NV RAM*.

**Design In-System Programmability Into the Design.** Do provide a method of in-system loading, such as an RS-232 transceiver, a connector, and a way to invoke the loader. This is especially important to applications that employ physical security, such as those encased in epoxy or tripwires.

**Use the Watchdog Timer.** Even the best-designed microprocessor system occasionally encounters situations that may corrupt processor operation. The watchdog is the first line of defense. If software runs out of control, it can only do so for the duration of one watchdog timeout before the device resets.

**Control the Power Supply.** The best of all scenarios is when a power-down occurs under control of the microprocessor software. If the power switch actually asks software to turn the power off, then software is never taken by surprise. Also, ensure the power-supply slew rate meets the value specified in the part's corresponding data sheet.
## **19. INSTRUCTION SET DETAILS**

	MNEMONIC	INSTRUCTION CODE						Е		HEV	DVTE	CVCLE	EVDI ANATION
	MINEMONIC	<b>D</b> <sub>7</sub>	D <sub>6</sub>	<b>D</b> <sub>5</sub>	$D_4$	<b>D</b> <sub>3</sub>	$\mathbf{D}_2$	<b>D</b> <sub>1</sub>	$\mathbf{D}_0$	нел	BYIE	CICLE	EAPLANATION
	ADD A, Rn	0	0	1	0	1	$n_2$	$n_1$	$n_0$	28–2F	1	1	(A) = (A) + (Rn)
	ADD A, direct	0 a <sub>7</sub>	0 a <sub>6</sub>	1 a <sub>5</sub>	0 a4	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	25 Byte 2	2	1	(A) = (A) + (direct)
	ADD A, @Ri	0	0	1	0	0	1	1	i	26–27	1	1	(A) = (A) + ((Ri))
	ADD A, #data	$\begin{array}{c} 0\\ d_7 \end{array}$	$\begin{array}{c} 0\\ d_6 \end{array}$	1 d <sub>5</sub>	$\begin{array}{c} 0 \\ d_4 \end{array}$	$\begin{array}{c} 0\\ d_3 \end{array}$	$\begin{array}{c} 1\\ d_2 \end{array}$	$\begin{array}{c} 0\\ d_1 \end{array}$	$\begin{array}{c} 0 \\ d_0 \end{array}$	24 Byte 2	2	1	$(\mathbf{A}) = (\mathbf{A}) + \# \text{data}$
	ADDC A, Rn	0	0	1	1	1	n <sub>2</sub>	$n_1$	n <sub>0</sub>	38–3F	1	1	(A) = (A) + (C) + (Rn)
	ADDC A, direct	0 a <sub>7</sub>	$\begin{array}{c} 0\\ a_6 \end{array}$	1 a5	1 a <sub>4</sub>	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	35 Byte 2	2	1	(A) = (A) + (C) + (direct)
	ADDC A, @Ri	0	0	1	1	0	1	1	i	36–37	1	1	(A) = (A) + (C) + ((Ri))
	ADDC A,#data	0 d <sub>7</sub>	$\begin{array}{c} 0 \\ d_6 \end{array}$	1 d <sub>5</sub>	$\begin{array}{c} 1 \\ d_4 \end{array}$	$\begin{array}{c} 0 \\ d_3 \end{array}$	$\begin{array}{c} 1 \\ d_2 \end{array}$	$\begin{array}{c} 0 \\ d_1 \end{array}$	$\begin{array}{c} 0 \\ d_0 \end{array}$	34 Byte 2	2	1	(A) = (A) + (C) + #data
	SUBB A, Rn	1	0	0	1	1	$n_2$	$n_1$	$n_0$	98–9F	1	1	(A) = (A) - (C) - (Rn)
ION	SUBB A, direct	1 a <sub>7</sub>	0 a <sub>6</sub>	0 a <sub>5</sub>	1 a <sub>4</sub>	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	95 Byte 2	2	1	(A) = (A) - (C) - (direct)
RAT	SUBB A, @Ri	1	0	0	1	0	1	1	i	96–97	1	1	(A) = (A) - (C) - ((Ri))
C OPEI	SUBB A, #data	1 d <sub>7</sub>	$\begin{array}{c} 0 \\ d_6 \end{array}$	0 d <sub>5</sub>	1 d <sub>4</sub>	0 d <sub>3</sub>	$\begin{array}{c} 1 \\ d_2 \end{array}$	$\begin{array}{c} 0 \\ d_1 \end{array}$	$\begin{array}{c} 0 \\ d_0 \end{array}$	94 Byte 2	2	1	(A) = (A) - (C) - #data
TI(	INC A	0	0	0	0	0	1	0	0	04	1	1	(A) = (A) + 1
HME	INC Rn	0	0	0	0	1	<b>n</b> <sub>2</sub>	n <sub>1</sub>	n <sub>0</sub>	08–0F	1	1	(Rn) = (Rn) + 1
ARIT	INC direct	0 a <sub>7</sub>	0 a <sub>6</sub>	0 a5	$\begin{array}{c} 0 \\ a_4 \end{array}$	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	05 Byte 2	2	1	(direct) = (direct) + 1
	INC @Ri	0	0	0	0	0	1	1	i	06–07	1	1	((Ri)) = ((Ri)) + 1
	INC DPTR	1	0	1	0	0	0	1	1	A3	1	2	(DPTR) = (DPTR) + 1
	DEC A	0	0	0	1	0	1	0	0	14	1	1	(A) = (A) - 1
	DEC Rn	0	0	0	1	1	n <sub>2</sub>	$n_1$	n <sub>0</sub>	18–1F	1	1	(Rn) = (Rn) - 1
	DEC direct	0 a <sub>7</sub>	0 a <sub>6</sub>	0 a5	1 a <sub>4</sub>	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	15 Byte 2	2	1	(direct) = (direct) - 1
	DEC @Ri	0	0	0	1	0	1	1	i	16–17	1	1	((Ri)) = ((Ri)) - 1
	MUL AB	1	0	1	0	0	1	0	0	A4	1	4	$(B_{15-8}), (A_{7-0}) = (A) \times (B)$
	DIV AB	1	0	0	0	0	1	0	0	84	1	4	$(A_{15-8}), (A_{7-0}) = (A) / (B)$

			I	NSTR	RUCT	ION	COD	E			DIVER	OVOLD	
	MNEMONIC	<b>D</b> <sub>7</sub>	D <sub>6</sub>	<b>D</b> <sub>5</sub>	$D_4$	<b>D</b> <sub>3</sub>	$\mathbf{D}_2$	<b>D</b> <sub>1</sub>	D <sub>0</sub>	HEX	BYTE	CYCLE	EXPLANATION
ARITHMETIC OPER.	DA A	1	1	0	1	0	1	0	0	D4	1	1	Contents of Accumulator are BCD, IF [[ $(A_{3-0}) > 9$ ] OR [ $(AC) = 1$ ]] THEN ( $A_{3-0}$ ) = ( $A_{3-0}$ ) + 6 AND IF [[ $(A_{7-4}) > 9$ ] OR [ $(C) = 1$ ]] THEN ( $A_{7-4}$ ) = ( $A_{7-4}$ ) + 6
	ANL A, Rn	0	1	0	1	1	$n_2$	$n_1$	$n_0$	58–5F	1	1	(A) = (A) AND (Rn)
	ANL A, direct	0 a <sub>7</sub>	1 a <sub>6</sub>	$\begin{array}{c} 0\\ a_5 \end{array}$	1 a <sub>4</sub>	0 a <sub>3</sub>	1 a <sub>2</sub>	$\begin{array}{c} 0\\ a_1 \end{array}$	i a <sub>0</sub>	55 Byte 2	2	1	(A) = (A) AND (direct)
	ANL A, @Ri	0	1	0	1	0	1	1	i	56–57	1	1	(A) = (A) AND ((Ri))
	ANL A, #data	0 d7	1 d6	0 d5	1 d₄	0 d3	1 d2	0 d1	0 do	54 Byte 2	2	1	(A) = (A) AND #data
	ANL direct, A	0	1	0	1	0	0	1	0	52 Byte 2	2	1	(direct) = (direct) AND A
		$a_7$	$\frac{a_6}{1}$	$\frac{a_5}{0}$	$\frac{a_4}{1}$	$\frac{a_3}{0}$	$\frac{a_2}{0}$	$\frac{a_1}{1}$	$\frac{a_0}{1}$	53			(dilect) AND A
	ANL direct, #data	a <sub>7</sub>	a <sub>6</sub>	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 2 Byte 3	3	2	(direct) = (direct) AND #data
	ORL A. Rn	0	<u>u<sub>6</sub></u> 1	0	$\frac{u_4}{0}$	<u>u</u> <sub>3</sub> 1	<u>u</u> <sub>2</sub> n <sub>2</sub>	n <sub>1</sub>	n <sub>o</sub>	48–4F	1	1	(A) = (A) OR (Rn)
		0	1	0	0	0	1	1	I	45	2	1	(A) =
ON	ORL A, direct	a <sub>7</sub>	$a_6$	$a_5$	$a_4$	a <sub>3</sub>	$a_2$	$a_1$	$a_0$	Byte 2	Z	1	(A) OR (direct)
IT	ORL A, @Ri	0	1	0	0	0	1	1	i	46–47	1	1	(A) = (A) OR ((Ri))
PERA	ORL A, #data	0 d <sub>7</sub>	1 d <sub>6</sub>	$\begin{array}{c} 0 \\ d_5 \end{array}$	$\begin{array}{c} 0 \\ d_4 \end{array}$	$\begin{array}{c} 0 \\ d_3 \end{array}$	$\begin{array}{c} 1\\ d_2 \end{array}$	$\begin{array}{c} 0 \\ d_1 \end{array}$	$\begin{array}{c} 0 \\ d_0 \end{array}$	44 Byte 2	2	1	(A) = (A) OR #data
AL OI	ORL direct, A	0	1	0	0	0	0	1	0	42 Byte 2	2	1	(direct) = (direct) OR (A)
<b>IC</b> /	ORL direct,	0	1	0	0	0	0	1	1	43	2	2	(direct) =
LOG	#data	$\begin{array}{c} a_7 \\ d_7 \end{array}$	$a_6$ $d_6$	$a_5$ $d_5$	$\begin{array}{c} a_4 \\ d_4 \end{array}$	$a_3$ $d_3$	$\begin{array}{c} a_2 \\ d_2 \end{array}$	$a_1$ $d_1$	$\begin{array}{c} a_0 \\ d_0 \end{array}$	Byte 2 Byte 3	3	2	(direct) OR #data
	XRL A, Rn	0	1	1	0	1	$n_2$	$n_1$	$n_0$	68–6F	1	1	(A) = (A) XOR (Rn)
	XRL A, direct	$\begin{array}{c} 0\\ a_7 \end{array}$	1 a <sub>6</sub>	1 a <sub>5</sub>	$\begin{array}{c} 0 \\ a_4 \end{array}$	0 a <sub>3</sub>	1 a <sub>2</sub>	$\begin{array}{c} 0\\ a_1 \end{array}$	1 a <sub>0</sub>	65 Byte 2	2	1	(A) = (A) XOR (direct)
	XRL A, @ Ri	0	1	1	0	0	1	1	i	66–67	1	1	(A) = (A) XOR ((Ri))
	XRL A, #data	0	1	1	0	0	1	0	0	64 Byte 2	2	1	(direct) = (A) XOR #data
	XRL direct, A	0	1	1	0	0	0	1	0	62 Byte 2	2	1	(direct) = (direct) XOR (A)
	XRL direct.	0	1	1	0	0	0	1	1	63			(direct) =
	#data	$\begin{array}{c} a_7 \\ d_7 \end{array}$	$a_6$ $d_6$	$a_5$ $d_5$	$\begin{array}{c} a_4 \\ d_4 \end{array}$	$a_3$ $d_3$	$\begin{array}{c} a_2 \\ d_2 \end{array}$	$a_1$ $d_1$	$\begin{array}{c} a_0 \\ d_0 \end{array}$	Byte 2 Byte 3	3	2	(direct) XOR #data
	CLR A	1	1	1	0	0	1	0	0	E4	1	1	(A) = 0
	CPL A	1	1	1	1	0	1	0	0	F4	1	1	$(A) = (\overline{A})$

	MNEMONIC		Ι	NSTE	RUCT	ION	COD	E		HEV	DVTE	CVCLE	EVDI ANA TION
	MNEMONIC	$\mathbf{D}_7$	$D_6$	<b>D</b> <sub>5</sub>	$D_4$	$D_3$	$\mathbf{D}_2$	$\mathbf{D}_1$	$\mathbf{D}_0$	нех	BYIE	CYCLE	EXPLANATION
	RL A	0	0	1	0	0	0	1	1	23	1	1	
													$\frac{ A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0}{\text{The contents of the}}$
													accumulator are rotated left
													by 1 bit.
	DL C A	0	0	1	1	0	0	1	1	22	1	1	
	RLC A	0	0	I	I	0	0	1	I	33	1	1	
_													The contents of the
NO NO													accumulator are rotated
IT													right by 1 bit.
RA	RR A	0	0	0	0	0	0	1	1	03	1	1	
PE													$\mathbf{A}_{7}\mathbf{A}_{6}\mathbf{A}_{5}\mathbf{A}_{4}\mathbf{A}_{3}\mathbf{A}_{2}\mathbf{A}_{0}\mathbf{A}_{1}$
0													The contents of the
(A)													accumulator are rotated
GIC													right by 1 bit.
õ		0	0	0	1	0	0	1	1	10	1	1	
Ι	RRC A	0	0	0	I	0	0	1	I	13	1	1	
													The contents of the
													accumulator are rotated
													right by 1 bit.
	SWAP A	1	1	0	0	0	1	0	0	C4	1	1	$(A_{3-0}) \leftrightarrow (A_{7-4})$
	MOV A, Rn	1	1	1	0	1	n <sub>2</sub>	n <sub>1</sub>	<u>n</u> 0	E8–EF	1	1	(A) = (Rn)
	MOV A, direct	1	1	1	0	0	1	0	1	ES Puto 2	2	1	(A) = (direct)
	MOV A @Ri	a <sub>7</sub>	$\frac{a_6}{1}$	$\frac{a_5}{1}$	$\frac{a_5}{0}$	a <sub>3</sub>	$\frac{a_2}{1}$	$\frac{a_1}{1}$	<u>a</u> 0 i	E6-E7	1	1	(A) = ((Ri))
	MOV A.	0	1	1	1	0	1	0	0	74	-	-	
	#data	d <sub>7</sub>	$d_6$	$d_5$	$d_4$	d <sub>3</sub>	$d_2$	$d_1$	$d_0$	Byte 2	2	1	(A) = #data
R	MOV Rn, A	1	1	1	1	1	$n_2$	$n_1$	$n_0$	F8–FF	1	1	$(\mathbf{Rn}) = (\mathbf{A})$
FE	MOV Rn,	1	0	1	0	1	$n_2$	$n_1$	$n_0$	A8–AF	2	2	$(\mathbf{Rn}) = (\mathbf{direct})$
SN	direct	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>5</sub>	a <sub>3</sub>	$a_2$	$a_1$	$a_0$	Byte 2	-	-	(rui) (uneet)
$\mathbf{R}\mathbf{A}$	MOV Rn,	0	l L	1	1	1	n <sub>2</sub>	n <sub>1</sub>	n <sub>0</sub>	78–7F	2	1	(Rn) = #data
Τ	#data MOV direct	d <sub>7</sub>	1 1	<u> </u>	<u>d</u> <sub>4</sub>	<u>d</u> <sub>3</sub>	<u>d</u> <sub>2</sub>	$\frac{a_1}{0}$	<u>d</u> <sub>0</sub>	E5			
<b>AT</b>	A A	1 87	1 84	1 85	1 84	0 82	1 82	0 a1	1 80	Byte 2	2	1	(direct) = (A)
$\mathbf{D}_{l}$	MOV direct,	1	$\frac{a_0}{0}$	0	0	1	$\frac{u_2}{n_2}$	$n_1$	$n_0$	88–8F			
	Rn	a <sub>7</sub>	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 2	2	2	(direct) = (Rn)
	MOVdirect1	1	0	0	0	0	1	0	1	85			(direct1) = (direct2)
	direct2	a <sub>7</sub>	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 2	3	2	(source)
	MOV	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	Byte 3			(destination)
	MOV direct,		0	0	0	0	1	1	1	86–87 Dute 2	2	2	(direct) = ((Ri))
	WK1	$a_7$	$a_6$	$a_5$	$a_4$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 2			

	MNEMONIC		Ι	NSTE	RUCT	ION	COD	E		HEV	DVTE	CVCLE	EVDI ANATION
	MINEMONIC		D <sub>6</sub>	<b>D</b> <sub>5</sub>	$\mathbf{D}_4$	$D_3$	$\mathbf{D}_2$	<b>D</b> <sub>1</sub>	$\mathbf{D}_{0}$	нел	BYIE	CICLE	EAPLANATION
	MOV direct, #data	$\begin{array}{c} 0\\ a_7\\ d_7 \end{array}$	$\begin{array}{c} 1\\ a_6\\ d_6 \end{array}$	$\begin{array}{c} 1\\ a_5\\ d_5 \end{array}$	$\begin{array}{c} 1 \\ a_4 \\ d_4 \end{array}$	$\begin{array}{c} 0\\ a_3\\ d_3 \end{array}$	$\begin{array}{c} 1\\ a_2\\ d_2 \end{array}$	$\begin{array}{c} 0\\ a_1\\ d_1 \end{array}$	$\begin{array}{c} 1\\ a_0\\ d_0 \end{array}$	75 Byte 2 Byte 3	3	2	(direct) = #data
	MOV @Ri, A	1	1	1	1	0	1	1	i	F6–F7	1	1	((Ri)) = A
	MOV @Ri, direct	1 a <sub>7</sub>	0 a <sub>6</sub>	1 a5	0 a4	0 a <sub>3</sub>	1 a <sub>2</sub>	1 a <sub>1</sub>	i a <sub>0</sub>	A6–A7 Byte 2	2	2	((Ri)) = (direct)
	MOV @Ri, #data	0 d <sub>7</sub>	1 d <sub>6</sub>	1 d5	1 d <sub>4</sub>	$\begin{array}{c} 0 \\ d_3 \end{array}$	$\begin{array}{c} 1 \\ d_2 \end{array}$	1 d <sub>1</sub>	i d <sub>0</sub>	76–77 Byte 2	2	1	((Ri)) = #data
	MOV DPTR, #data16	1 d <sub>7</sub> d <sub>7</sub>	$\begin{array}{c} 0 \\ d_6 \\ d_6 \end{array}$	$\begin{array}{c} 0 \\ d_5 \\ d_5 \end{array}$	$\begin{array}{c} 1 \\ d_4 \\ d_4 \end{array}$	$\begin{array}{c} 0 \\ d_3 \\ d_3 \end{array}$	$\begin{array}{c} 0 \\ d_2 \\ d_2 \end{array}$	$\begin{array}{c} 0 \\ d_1 \\ d_1 \end{array}$	$egin{array}{c} 0 \ d_0 \ d_0 \end{array}$	90 Byte 2 Byte 3	3	2	$(DPTR) = #data_{15-0}$ $(DPH) = #data_{15-8}$ $(DPL) = #data_{7-0}$
	MOVC A, @A + DPTR	1	0	0	1	0	0	1	1	93	1	2	(A)=((A) + (DPTR))
	MOVC A, @A + PC	1	0	0	0	0	0	1	1	83	1	2	(A) = ((A) + (PC))
SFER	MOVX A, @Ri	1	1	1	0	0	0	1	i	E2–E3	1	2	(A) = ((Ri))
RAN	MOVX @DPTR,	1	1	1	0	0	0	0	0	E0	1	2	(A) = ((DPTR))
TA T	MOVX @Ri, A	1	1	1	1	0	0	1	i	F2-F3	1	2	((Ri)) = (A)
DA	MOVX @DPTR,A	1	1	1	1	0	0	0	0	F0	1	2	((DPTR)) = (A)
	PUSH direct	1 a <sub>7</sub>	1 a <sub>6</sub>	0 a5	0 a <sub>4</sub>	0 a <sub>3</sub>	$\begin{array}{c} 0 \\ a_2 \end{array}$	$\begin{array}{c} 0 \\ a_1 \end{array}$	0 a <sub>0</sub>	C0 Byte 2	2	2	(SP) = (SP) + 1 ((SP)) = (direct)
	POP direct	1 a <sub>7</sub>	1 a <sub>6</sub>	$\begin{array}{c} 0 \\ a_5 \end{array}$	1 a <sub>4</sub>	0 a <sub>3</sub>	$\begin{array}{c} 0 \\ a_2 \end{array}$	$\begin{array}{c} 0\\ a_1 \end{array}$	$\begin{array}{c} 0 \\ a_0 \end{array}$	D0 Byte 2	2	2	(direct) = ((SP)) (SP) = (SP) - 1
	XCH A, Rn	1	1	0	0	1	$n_2$	$n_1$	n <sub>0</sub>	C8–CF	1	1	(A) = (Rn)
	XCH A, direct	1 a <sub>7</sub>	1 a <sub>6</sub>	0 a <sub>5</sub>	$\begin{array}{c} 0 \\ a_4 \end{array}$	0 a <sub>3</sub>	1 a <sub>2</sub>	0 a <sub>1</sub>	1 a <sub>0</sub>	C5 Byte 2	2	1	(A) = (direct)
	XCH A, @Ri	1	1	0	0	0	1	1	i	C6–C7	1	1	(A) = ((Ri))
	XCHD A, @Ri	1	1	0	1	0	1	1	i	D6–D7	1	1	$(A_{3-0}) = ((Ri_{3-0}))$

			I	NSTE	RUCT	ION	COD	E			DIME	CTLCT T	
	MNEMONIC	$\mathbf{D}_7$	$D_6$	D <sub>5</sub>	$\mathbf{D}_4$	$D_3$	$\mathbf{D}_2$	$\mathbf{D}_1$	$\mathbf{D}_0$	HEX	BYTE	CYCLE	EXPLANATION
	CLR C	1	1	0	0	0	0	1	1	C3	1	1	(C) = 0
	CLR bit	1 b <sub>7</sub>	1 b <sub>6</sub>	$\begin{array}{c} 0 \\ b_5 \end{array}$	$\begin{array}{c} 0 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$1 \\ b_1$	$\begin{array}{c} 0 \\ b_0 \end{array}$	C2 Byte 2	2	1	(bit) = 0
N	SETB C	1	1	0	1	0	0	1	1	D3	1	1	(C) = 1
<b>JILATI</b>	SETB bit	1 b <sub>7</sub>	1 b <sub>6</sub>	$\begin{array}{c} 0 \\ b_5 \end{array}$	$\begin{array}{c} 1 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$\begin{array}{c} 1 \\ b_1 \end{array}$	$\begin{array}{c} 0 \\ b_0 \end{array}$	D2 Byte 2	2	1	(bit) = 1
NIPU	CPL C	1	0	1	1	0	0	1	1	B3	1	1	$(\mathbf{C}) = (\overline{\mathbf{C}})$
ILE MA	CPL bit	1 b <sub>7</sub>	$\begin{array}{c} 0 \\ b_6 \end{array}$	1 b <sub>5</sub>	$\begin{array}{c} 1 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$1 \\ b_1$	$\begin{array}{c} 0 \\ b_0 \end{array}$	B2 Byte 2	2	1	$(bit) = (\overline{bit})$
ARIAB	ANL C, bit	1 b <sub>7</sub>	$\begin{array}{c} 0 \\ b_6 \end{array}$	$\begin{array}{c} 0 \\ b_5 \end{array}$	$\begin{array}{c} 0 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$\begin{array}{c} 1 \\ b_1 \end{array}$	$\begin{array}{c} 0 \\ b_0 \end{array}$	82 Byte 2	2	2	(C) = (C) AND (bit)
EAN V	ANL C, $\overline{bit}$	1 b <sub>7</sub>	$\begin{array}{c} 0 \\ b_6 \end{array}$	1 b <sub>5</sub>	1 b <sub>4</sub>	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$\begin{array}{c} 0 \\ b_1 \end{array}$	$\begin{array}{c} 0 \\ b_0 \end{array}$	B0 Byte 2	2	2	$(C) = (C) AND (\overline{bit})$
BOOL	ORL C, bit	1 b <sub>7</sub>	$\frac{1}{b_6}$	1 b <sub>5</sub>	$\begin{array}{c} 1 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$1 \\ b_1$	$\begin{array}{c} 0 \\ b_0 \end{array}$	72 Byte 2	2	2	(C) = (C) OR (bit)
	ORL C, $\overline{bit}$	1 b <sub>7</sub>	$\begin{array}{c} 0 \\ b_6 \end{array}$	1 b <sub>5</sub>	$\begin{array}{c} 0 \\ b_4 \end{array}$	$\begin{array}{c} 0 \\ b_3 \end{array}$	$\begin{array}{c} 0 \\ b_2 \end{array}$	$\begin{array}{c} 0 \\ b_1 \end{array}$	$\begin{array}{c} 0 \\ b_0 \end{array}$	A0 Byte 2	2	2	$(C) = (C) OR (\overline{bit})$
	MOV C, bit	1 b <sub>7</sub>	$\begin{array}{c} 0 \\ b_6 \end{array}$	1 b <sub>5</sub>	$\begin{array}{c} 0 \\ b_4 \end{array}$	0 b <sub>3</sub>	$\begin{array}{c} 0 \\ b_2 \end{array}$	1 b <sub>1</sub>	$\begin{array}{c} 0 \\ b_0 \end{array}$	A2 Byte 2	2	1	$(\mathbf{C}) = (\mathbf{bit})$
	MOV bit, C	1 b <sub>7</sub>	0 b <sub>6</sub>	0 b <sub>5</sub>	1 b <sub>4</sub>	0 b <sub>3</sub>	$\begin{array}{c} 0\\ b_2 \end{array}$	1 b <sub>1</sub>	0 b <sub>0</sub>	92 Byte 2	2	2	(bit) = (C)

			IJ	NSTR	UCTION CODE							GVGLE	
	MNEMONIC	<b>D</b> <sub>7</sub>	D <sub>6</sub>	<b>D</b> <sub>5</sub>	$D_4$	<b>D</b> <sub>3</sub>	$\mathbf{D}_2$	<b>D</b> <sub>1</sub>	D <sub>0</sub>	нех	BYTE	CYCLE	EXPLANATION
	ACALL addr	a <sub>10</sub>	a <sub>9</sub>	a <sub>8</sub>	1	0	0	0	1	Byte 1			(PC) = (PC) + 2
	11	$a_7$	$a_6$	$a_5$	$a_8$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 2			$(\mathbf{SP}) = (\mathbf{SP}) + 1$
											2	2	$((SP)) = (PC_{7-0})$
											2	2	$(\mathbf{SP}) = (\mathbf{SP}) + 1$
													$((SP)) = (PC_{15-8})$
													(PC) = page address
	LCALL addr	0	0	0	1	0	0	1	0	12			$(\mathbf{PC}) = (\mathbf{PC}) + 3$
	16	a <sub>15</sub>	$a_{14}$	$a_{13}$	$a_{12}$	$a_{11}$	$a_{10}$	a9	$a_8$	Byte 2			(SP) = (SP) + 1
		$a_7$	$a_6$	$a_5$	$a_5$	$a_3$	$a_2$	$a_1$	$a_0$	Byte 3	3	2	$((SP)) = (PC_{7-0})$
													(SP) = (SP) + 1 ((SP)) = (PC)
													$((\mathbf{Sr})) = (\mathbf{rC}_{15-8})$ $(\mathbf{PC}) = \operatorname{addr}_{\mathbf{rr}}$
	RET	0	0	1	0	0	0	1	0	22			$(PC_{15,0}) = ((SP))$
		Ŭ	Ŭ		Ŭ	Ū	0	1	0		_		(SP) = (SP) - 1
											1	2	$(PC_{7-0}) = ((SP))$
													(SP) = (SP) - 1
	RETI	0	0	1	1	0	0	1	0	32			$(PC_{15-8}) = ((SP))$
											1	2	(SP) = (SP) - 1
											1	2	$(PC_{7-0}) = ((SP))$
7 B													(SP) = (SP) - 1
Ň	AJMP addr	a <sub>10</sub>	a <sub>9</sub>	$a_8$	0	0	0	0	1	Byte 1	2	2	(PC) = (PC) + 2
H	11	a <sub>7</sub>	a <sub>6</sub>	a <sub>5</sub>	a <sub>4</sub>	a <sub>3</sub>	a <sub>2</sub>	a <sub>1</sub>	a <sub>0</sub>	Byte 2	-	-	$(PC_{10-0}) = page addr$
N	LJMP addr	0	0	0	0	0	0	1	0	02	2	2	(PC) = addr15-0
RA	16	a <sub>15</sub>	a <sub>14</sub>	a <sub>13</sub>	a <sub>12</sub>	a <sub>11</sub>	$a_{10}$	a <sub>9</sub>	$a_8$	Byte 2 Byte 2	3	2	
[B]	SIMP rol	a <sub>7</sub>	$\frac{a_6}{0}$	a <sub>5</sub>	$\frac{a_4}{0}$	a <sub>3</sub>	$\frac{a_2}{0}$	$\frac{a_1}{0}$	$\frac{a_0}{0}$	80			(PC) - (PC) + 2
AN	SJWII ICI	r <sub>7</sub>	r.	r.	r₄	$\mathbf{r}_2$	r <sub>2</sub>	r <sub>1</sub>	r <sub>o</sub>	Byte 2	2	2	(PC) = (PC) + rel
<b>3R</b>	JMP @A +	0	1	1	1	0	0	1	1	73			(PC) = (A) + (DPTR)
õ	DPTR										1	2	
ΡF	JZ rel	1	0	0	0	0	0	0	0	60			(PC) = (PC) + 2
		$\mathbf{r}_7$	$r_6$	$r_5$	$r_4$	$\mathbf{r}_3$	$\mathbf{r}_2$	$\mathbf{r}_1$	$\mathbf{r}_0$	Byte 2	2	2	IF $(A) = 0$ THEN
													(PC) = (PC) + rel
	JNZ rel	1	0	0	0	0	0	0	0	70			(PC) = (PC) + 2
		$r_7$	$r_6$	$r_5$	$\mathbf{r}_4$	$\mathbf{r}_3$	$\mathbf{r}_2$	$\mathbf{r}_1$	$\mathbf{r}_0$	Byte 2	2	2	IF (A) $\neq$ 0 THEN
													(PC) = (PC) + rel
	JC rel	0	1	0	0	0	0	0	0	40			(PC) = (PC) + 2
		$\mathbf{r}_7$	r <sub>6</sub>	$r_5$	$r_4$	$\mathbf{r}_3$	$\mathbf{r}_2$	$\mathbf{r}_1$	$r_0$	Byte 2	2	2	IF(C) = 1 THEN
	DIG 1	0	- 1	0	- 1	0	0	0	0	50			(PC) = (PC) + rel
	JNC rel	0	I	0	I	0	0	0	0	50 D ( )	_		(PC) = (PC) + 2
		<b>r</b> <sub>7</sub>	r <sub>6</sub>	$r_5$	$r_4$	r <sub>3</sub>	$\mathbf{r}_2$	$\mathbf{r}_1$	$\mathbf{r}_0$	Byte 2	2	2	IF (C) $\neq$ 0 THEN
													(PC) = (PC) + rel
	JB bit, rel	0	0	1	0	0	0	0	0	20	2	2	(PC) = (PC) + 3
		<b>b</b> <sub>7</sub>	<b>b</b> <sub>6</sub>	<b>b</b> <sub>5</sub>	<b>b</b> <sub>4</sub>	<b>b</b> <sub>3</sub>	$b_2$	$b_1$	$b_0$	Byte 2	3	2	IF (bit) = 1 THEN
	NID hit nol	$r_7$	$r_6$	r <sub>5</sub>	r <sub>4</sub>	$r_3$	$r_2$	$r_1$	$\frac{r_0}{0}$	Byte 3			(PC) = (PC) + fel
	JIND UIL, IEI	b-	b.	b-	1 b	b.	b.	0 h	b.	JU Byte 2	3	2	$(\mathbf{r} \mathbf{C}) = (\mathbf{r} \mathbf{C}) + \mathbf{S}$ IF (bit) = 0 THEN
		r <sub>7</sub>	u <sub>6</sub> r∠	05 Te	04 r₄	$\mathbf{r}_2$	$r_2$	$r_1$	ro ro	Byte 3	5	2	(PC) = (PC) + rel
	JBC bit	0	0	0	1	0	0	0	0	10			(PC) = (PC) + 3
	direct, rel	b7	b.	b <sub>5</sub>	b₄	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	b	Byte 2	2	~	IF (bit) = 1 THEN
		r <sub>7</sub>	$r_6$	$r_5$	$r_4$	$\mathbf{r}_3$	$\mathbf{r}_2$	$r_1$	$\mathbf{r}_0$	Byte 3	3	2	(bit) = 0 (PC) =
			0	-		-	_	-		-			(PC) + rel

CJNE A, direct, rel	0 a <sub>7</sub> r <sub>7</sub>	0 a <sub>6</sub> r <sub>6</sub>	0 a <sub>5</sub> r <sub>5</sub>	1 a <sub>4</sub> r <sub>4</sub>	0 a <sub>3</sub> r <sub>3</sub>	0 a <sub>2</sub> r <sub>2</sub>	0 a <sub>1</sub> r <sub>1</sub>	0 a <sub>0</sub> r <sub>0</sub>	B5 Byte 2 Byte 3	3	2	(PC) = (PC) + 3 IF (direct) < (A) THEN (PC) = (PC) + rel and (C) = 0 OR IF (direct) > (A) THEN (PC) = (PC) + rel and (C) = 1
CJNE A, #data, rel	1 d <sub>7</sub> r <sub>7</sub>	0 d <sub>6</sub> r <sub>6</sub>	1 d <sub>5</sub> r <sub>5</sub>	1 d <sub>4</sub> r <sub>4</sub>	0 d <sub>3</sub> r <sub>3</sub>	1 d <sub>2</sub> r <sub>2</sub>	0 d <sub>1</sub> r <sub>1</sub>	$egin{array}{c} 0 \ d_0 \ r_0 \end{array}$	B4 Byte 2 Byte 3	3	2	(PC) = (PC) + 3 IF #data < (A) THEN (PC) = (PC) + rel and (C) = 0 OR IF #data > (A) THEN (PC) = (PC) + rel and (C) = 1
CJNE Rn, #data, rel	1 d <sub>7</sub> r <sub>7</sub>	$\begin{array}{c} 0 \\ d_6 \\ r_6 \end{array}$	$\begin{array}{c} 1\\ d_5\\ r_5 \end{array}$	$\begin{array}{c} 1 \\ d_4 \\ r_4 \end{array}$	1 d <sub>3</sub> r <sub>3</sub>	$egin{array}{c} n_2 \ d_2 \ r_2 \end{array}$	$n_1$ $d_1$ $r_1$	$egin{array}{c} n_0 \ d_0 \ r_0 \end{array}$	B8-BF Byte 2 Byte 3	3	2	(PC) = (PC) + 3 IF #data < (Rn) THEN (PC) = (PC) + rel and (C) = 0 OR IF #data > (Rn) THEN (PC) = (PC) + rel and (C) = 1
CJNE @Ri, #data, rel	1 d <sub>7</sub> r <sub>7</sub>	0 d <sub>6</sub> r <sub>6</sub>	1 d <sub>5</sub> r <sub>5</sub>	$\begin{array}{c} 1 \\ d_4 \\ r_4 \end{array}$	0 d <sub>3</sub> r <sub>3</sub>	$\begin{array}{c} 1\\ d_2\\ r_2 \end{array}$	1 d <sub>1</sub> r <sub>1</sub>	i d <sub>0</sub> r <sub>0</sub>	B6-B7 Byte 2 Byte 3	3	2	(PC) = (PC) + 3 IF #data < ((Ri)) THEN (PC) = (PC) + rel and (C) = 0 OR IF #data > ((Ri)) THEN (PC) = (PC) + rel and (C) = 1
DJNZ Rn, rel	1 r <sub>7</sub>	1 r <sub>6</sub>	0 r <sub>5</sub>	1 r <sub>4</sub>	1 r <sub>3</sub>	$\begin{array}{c} n_2 \\ r_2 \end{array}$	n <sub>1</sub> r <sub>1</sub>	n <sub>0</sub> r <sub>0</sub>	D8-Df Byte 2	2	2	$(PC) = (PC) + 2$ $(Rn) = (Rn) - 1$ $IF (Rn) \neq 0 THEN$ $(PC) = (PC) + rel$
DJNZ direct,rel	1 a <sub>7</sub> r <sub>7</sub>	1 a <sub>6</sub> r <sub>6</sub>	$\begin{array}{c} 0\\ a_5\\ r_5 \end{array}$	$\begin{array}{c} 1\\ a_4\\ r_4 \end{array}$	$\begin{array}{c} 0\\ a_3\\ r_3 \end{array}$	$\begin{array}{c} 1\\ a_2\\ r_2 \end{array}$	$\begin{array}{c} 0\\ a_1\\ r_1 \end{array}$	$1 a_0 r_0$	D5 Byte 2 Byte 3	3	2	(PC) = (PC) + 3 (direct) = (direct) - 1 IF (direct) $\neq$ 0 THEN (PC) = (PC) + rel
NOP	0	0	0	0	0	0	0	0	00	1	1	(PC) = (PC) + 1