

CMX7031 CMX7041

The Two-Way Radio Processor 4FSK Data Modem

DATASHEET D/7031/41_FI-2.0/5 June 2011 Provisional Issue 7031/7041 FI-2.x: Baseband Data Processor with Auxiliary System Clocks, ADCs and DACs **Features** 4-level FSK Modem • 4.8 and 9.6 kbits/s Option Automatic Frame Sync Detection Raw Mode, Data Pump Automatic Preamble & Frame Sync Insertion Auxiliary System Clock Outputs Tx Outputs for Two Point or I/Q Modulation • 2 x Auxiliary ADCs and 4 x Auxiliary DACs Available in 48 or 64-pin, LQFP or VQFN • 3 x Analogue Inputs (Mic or Discriminator) Packages C-BUS Serial Interface to Host µController Low-power (3.0V to 3.6V) Operation 2 RF Synthesisers (CMX7031 only) **Flexible Powersave Modes** Soft Decision Decoding Option for use with with a Vocoder DAC outputs ADC inputs 3.0V to 3.6V Low Power 3.37 -11 Modulator a Discriminator Optional Vocoder CMX7031 / CMX7041 RF for digital voice The Two-Way Radio Processor RF Synthesiser 1applications Built on FirmASIC® technology RF Synthesiser 2-CMX7031 only This document contains: GPIO -System Clock 1 Datasheet Manual Host µC System Clock 2 Reference Clock

1 Brief Description

The CMX7031/CMX7041 FI-2.0 is a half-duplex 4FSK modem suitable for use in PMR/LMR radio designs. In conjunction with a suitable host controller and RF circuits, this provides the digital baseband processing to implement a radio to satisfy the requirements of ETS 102 490 and EN 301 166 or EN 300 113

The CMX7041 is identical in functionality to the CMX7031 with the exception that the two on-chip RF Synthesisers have been deleted, which enables it to be supplied in a smaller package.

Continued...

The device utilises CML's proprietary *FirmASIC*® component technology. On-chip sub-systems are configured by a Function ImageTM: this is a data file that is uploaded during device initialisation and defines the device's function and feature set. The Function ImageTM can be loaded automatically from an external EEPROM or host µController over the built-in C-BUS serial interface. The device's functions and features may be enhanced by subsequent Function ImageTM releases, facilitating in-the-field upgrades. This document refers specifically to the features provided by Function ImageTM 2.0.

The same device can be loaded with FI-1.x to provide Analogue functionality including simultaneous processing of subaudio and inband signalling and audio band processing (with frequency inversion scrambling, companding and pre- or de-emphasis).

Other features include two Auxiliary ADCs with four selectable inputs and four auxiliary DAC interfaces (with an optional RAMDAC on the first DAC output, to facilitate transmitter power ramping).

The device has flexible powersaving modes and is available in both LQFP and VQFN packages.

Note that text shown in pale grey indicates features that will be supported in future versions of the device.

This Datasheet is the first part of a two-part document comprising Datasheet and User Manual: the User Manual can be obtained by registering your interest in this product with your local CML representative.

CONTENTS

<u>Sect</u>	ion		Page
1	Brief Des	cription	1
	1.1 Hi	istory	5
2	Block Dia	agram	6
		ignal Definitions	
3	Signal Lis	st	8
4	External (Components	11
•		ecommended External Components	
5	PCB Layo	out Guidelines and Power Supply Decoupling	14
6	General D	Description	16
		MX7031/CMX7041 FI-2.0 Features	
	6.2 Sy	ystem Design	16
	6.3 In	troduction	18
	6.3.1	Modulation	18
	6.3.2	Demodulation	20
	6.3.3	Framing	20
	6.3.4	FEC and Coding	20
	6.3.5	Voice Coding	20
	6.3.6	Radio Performance Requirements	
7	Detailed [Descriptions	21
	7.1 Xt	tal Frequency	21
	7.2 H	ost Interface	21
	7.2.1	C-BUS Operation	21
	7.3 Fu	unction Image™ Loading	23
	7.3.1	FI Loading from Host Controller	23
	7.3.2	FI Loading from EEPROM	25
	7.4 De	evice Control	26
	7.4.1	General Notes	26
	7.4.2	Interrupt Operation	26
	7.4.3	Signal Routing	27
	7.4.4	Mode Control	
	7.4.5	Tx Mode	28
	7.4.6	Rx Mode	29
	7.4.7	Other Modem Modes	30
	7.4.8	Data Transfer	31
	7.5 So	quelch Operation	31
		PIO Pin Operation	
		uxiliary ADC Operation	
		uxiliary DAC/RAMDAC Operation	
		F Synthesisers (CMX7031 only)	
	7.10 Di	igital System Clock Generators	36

	7.10.2	2 System Clock Operation	37
	7.11 Si	gnal Level Optimisation	37
		Transmit Path Levels	
	7.11.2	Receive Path Levels	37
	7.12 T>	Spectrum Plots	
		-BUS Register Summary	
8	Performa	nce Specification	40
		ectrical Performance	
	8.1.1	Absolute Maximum Ratings	40
	8.1.2	Operating Limits	41
	8.1.3	Operating Characteristics	42
		Parametric Performance	
	8.2 C-	-BUS Timing	49
		ackaging	

Table

Page

Table 1	Definition of Power Supply and Reference Voltages	7
Table 2	Xtal/Clock Frequency Settings for Program Block 3	21
Table 3	BOOTEN Pin States	23
Table 4	Modem Mode Selection	27
Table 5	Modem Control Selection	28
Table 6	C-BUS Data Registers	31
Table 7	C-BUS Registers	39

Figure

Page

Figure 1 CMX7031/CMX7041 Block Diagram	6
Figure 2 CMX7031 Recommended External Components	11
Figure 3 CMX7041 Recommended External Components	12
Figure 4 CMX7031 Power Supply and De-coupling	14
Figure 5 CMX7041 Power Supply and De-coupling	15
Figure 6 Digital Voice Rx and Tx Blocks	17
Figure 7 4FSK PRBS Waveform	18
Figure 8 Modulation Characteristics	19
Figure 9 C-BUS Transactions	22
Figure 10 FI Loading from Host	24
Figure 11 FI Loading from EEPROM	25
Figure 12 Tx Data Flow	29
Figure 13 Rx Data Flow	30
Figure 14 Example RF Synthesiser Components for a 512MHz Receiver	33
Figure 15 Single RF Channel Block Diagram	34
Figure 16 Digital Clock Generation Schemes	36
Figure 17 Tx Modulation Spectra - 4800bps	38
Figure 18 Tx Modulation Spectra - 9600bps	38
Figure 19 C-BUS Timing	49
Figure 20 Mechanical outline for 64-pad VQFN (Q1)	50
Figure 21 Mechanical outline for 64-pin LQFP (L9)	50
Figure 22 Mechanical Outline of 48-pin VQFN (Q3)	51

$\ensuremath{\textcircled{}^{\odot}}$ 2011 CML Microsystems Plc


Figure 23	Mechanical Outline of 48-	pin LQFP (I	L4))Ę	51
1 19010 20		$p \dots - \infty \dots$	- · /	、	

Information in this data sheet should not be relied upon for final product design. It is always recommended that you check for the latest product datasheet version from the CML website: [www.cmlmicro.com].

1.1 History

Version	Changes	Date
5	Clarification of reset mechanisms and FI loading. Phase Noise respecified.	Jun 2011
4	 References to RxENA and TxENA changed to RXENA and TXENA to agree with revised pin-naming convention. Text added to describe the changed functions of GPIO1/2, applicable from FI-2.0.2.0 onwards. Text added to describe the additional bit (\$A7 b0) which allows backwards compatibility with older FIs, by swapping the active states of RXENA and TXENA. History section added to User Manual. Table in section 11.1 replaced by a hyperlinked table into the relevant section of the User Manual. Further information provided on the General Reset action. Pin Names redefined and made consistent in the Data Sheet and User Manual. Table 1 added, to clarify signal and pin name power supply terminology. Numerous typos, editorial & formatting corrections. RF Synthesiser divide ratios corrected in sections 9.1.3 and 11.1.11. FI Loading flowcharts (Fig 10 and 11) revised. Operating voltage range clarification (3.0V to 3.6V). Terminology of Error and Event Flags clarified for Modem Status register. Additional guidance that the host µC should not make successive writes to the 	Nov 2009
3	same C-BUS register within the 250µs latency period. C-BUS naming updated to latest standard – fig1, sec 3, sec 8.2, sec 7.3, fig 19 References to C4FM removed – fig 12, fig 13 FS2,3,4 detection greyed out – 10.1.30 Note on metal pad connections added – sec 3 GPIO1 and 2 defined as TXENA and RXENA outputs only – sec 3, fig 1, table 3, sec 7.6, fig 12, 13. GPIOA and B operation greyed out. Note 8 on Vdec decoupling added – sec 4 Clock generation, figure 16, updated Contact details updated TxDATA and RxDATA bit ordering corrected – 10.1.15, 10.1.16, 10.1.18, 10.1.19, 10.1.20, AuxADC IRQ bits and mask corrected (was b12,13, now 8,9) Numerous typos, editorial & formatting corrections TxData and RxData register bit ordering corrected – 10.1-14-20, 10.1.26, 10.1.31- 32 AuxADC and AuxDAC renamed to ADC and DAC respectively – fig 1 C23, C24 values corrected References to ETSI standards corrected – 5.3 References to Un-used registers removed – table 6 Maximum Package ratings updated – 7.1.1 Note 21 qualified for 25°C operation AUDIO Out routing qualified – 9.1.0 "Ramping in progress" greyed out – 9.1.30 Default preamble length corrected – 9.2.1	April 2009
-	First Issued	May 2007

2 Block Diagram





2.1 Signal Definitions

Signal Name	Pins	Usage
AV _{DD}	AVDD	Power supply for analogue circuits
DV _{DD}	DVDD	Power supply for digital circuits
RFV _{DD}	RFVDD	Power supply for RF synthesiser circuits
CPV _{DD}	CPVDD	Power supply for RF charge pump
V _{DEC}	VDEC	Power supply for core logic, derived from DV _{DD} by on-chip regulator
V _{BIAS}	VBIAS	Internal analogue reference level, derived from AV _{DD}
AV _{SS}	AVSS	Ground for all analogue circuits
DV _{SS}	DVSS	Ground for all digital circuits
RFV _{SS}	RFVSS	Ground for all RF circuits

 Table 1 Definition of Power Supply and Reference Voltages

3 Signal List

				1	
CMX7031 64-pin Q1/L9	CMX7041 48-pin Q3/L4	Pin Name	Туре	Description	
1	8	IRQN	OP	C-BUS: A 'wire-ORable' output for connection to the Interrupt Request input of the host. Pulled down to DV_{SS} when active and is high impedance when inactive. An external pull-up resistor (R1) is required.	
2	-	RF1N	IP	RF Synthesiser #1 negative input	
3	-	RF1P	IP	RF Synthesiser #1 positive input	
4	-	RFVSS	PWR	The negative supply rail (ground) for the RF synthesisers.	
5	-	CP10UT	OP	1st Charge Pump output	
6	-	ISET1	IP	1st Charge Pump Current Set input	
7	-	RFVDD	PWR	The 2.5V positive supply rail for the RF synthesisers. This should be decoupled to ${\sf RFV}_{SS}$ by a capacitor mounted close to the device pins.	
8	-	RF2N	IP	RF Synthesiser #2 negative input	
9	-	RF2P	IP	RF Synthesiser #2 positive input	
10	-	RFVSS	PWR	The negative supply rail (ground) for the 2nd RF synthesiser.	
11	-	CP2OUT	OP	2nd Charge Pump output	
12	-	ISET2	IP	2nd Charge Pump Current Set input	
13	-	CPVDD	PWR	The 3.3V positive supply rail for the RF charge pumps. This should be decoupled to ${\rm RFV}_{\rm SS}$ by a capacitor mounted close to the device pins.	
14	-	RFCLK	IP	RF Clock Input (common to both synthesisers) ¹	
15	-	-	NC	Reserved – do not connect this pin	
16	-	-	NC	Reserved – do not connect this pin	
17	-	-	NC	Reserved – do not connect this pin	
18	9	VDEC	PWR	Internally generated 2.5V digital supply voltage. Must be decoupled to DV_{SS} by capacitors mounted close to the device pins. No other connections allowed, except for optional connection to DV_{DD} .	
19	10	RXENA	OP	Receive Enable (active low)	
-	11	GPIOA	BI	General Purpose I/O pin (CMX7041 only)	
	12	GPIOB	BI	General Purpose I/O pin (CMX7041 only)	
20	13	SYSCLK1	OP	Synthesised Digital System Clock Output 1	
21	14	DVSS	PWR	Digital Ground	
22	-	-	NC	Reserved – do not connect this pin.	
23	15	TXENA	OP	Transmit Enable (active low)	

¹ To minimise crosstalk, this signal should be connected to the same clock source as XTAL/CLOCK input. By default, this is connected internally at power-on, alternatively, this may be achieved by connecting the pin to the XTALN output when a 19.2MHz source is in use.

CMX7031 64-pin Q1/L9	CMX7041 48-pin Q3/L4	Pin Name	Туре	Description		
24	16	DISCN	IP	Channel 1 inverting input		
25	17	DISCFB	OP	Channel 1 input amplifier feed	back	
26	18	ALTN	IP	Channel 2 inverting input		
27	19	ALTFB	OP	Channel 2 input amplifier feed	back	
28	20	MICFB	OP	Channel 3 input amplifier feed	back	
29	21	MICN	IP	Channel 3 inverting input		
30	22	AVSS	PWR	Analog Ground		
31	23	MOD1	OP	Modulator 1 output		
32	24	MOD2	OP	Modulator 2 output		
33	25	VBIAS	OP	Internally generated bias voltage of about $AV_{DD}/2$, except when the device is in 'Powersave' mode when V_{BIAS} will discharge to AV_{SS} . Must be decoupled to AV_{SS} by a capacitor mounted close to the device pins. No other connections allowed.		
34	26	AUDIO	OP	Reserved for future use ²		
35	27	ADC1	IP	Auxiliary ADC input 1	Each of the two ADC blocks	
36	28	ADC2	IP	Auxiliary ADC input 2	can select its input signal from any one of these input	
37	29	ADC3	IP	Auxiliary ADC input 3	pins, or from the MIC, ALT or DISC input pins. See section	
38	30	ADC4	IP	Auxiliary ADC input 4	9.1.3 for details	
39	31	AVDD	PWR	Analogue +3.3V supply rail. Levels and thresholds within the device are proportional to this voltage. This pin should be decoupled to AV_{SS} by capacitors mounted close to the device pins.		
40	32	DAC1	OP	Auxiliary DAC output 1/RAMD	AC	
41	33	DAC2	OP	Auxiliary DAC output 2		
42	34	AVSS	PWR	Analogue Ground		
43	35	DAC3	OP	Auxiliary DAC output 3		
44	36	DAC4	OP	Auxiliary DAC output 4		
-	37	DVSS	PWR	Digital Ground		
45	38	VDEC	PWR	Internally generated 2.5V supply voltage. Must be decoupled to DV_{SS} by capacitors mounted close to the device pins. No other connections allowed, except for the optional connection to RFV_{DD} .		
46	39	XTAL/CLK	IP	Input from the external clock s	ource or Xtal	
47	40	XTALN	OP	The output of the on-chip Xtal external Clock used.	oscillator inverter. NC if	

 2 The AUDIO pin is not currently used in this FI, however it has been included here for compatibility with FI 1.x

 $\ensuremath{\textcircled{}^{\circ}}$ 2011 CML Microsystems Plc

CMX7031 64-pin Q1/L9	CMX7041 48-pin Q3/L4	Pin Name	Туре	Description	
48	41	DVDD	PWR	Digital +3.3V supply rail. This pin should be decoupled to DV_{SS} by capacitors mounted close to the device pins.	
49	42	CDATA	IP	C-BUS: Serial data input from the µC.	
50	43	RDATA	TS OP	C-BUS: A 3-state C-BUS serial data output to the μ C. This output is high impedance when not sending data to the μ C.	
51	44	-	NC	Reserved – do not connect this pin.	
52	45	DVSS	PWR	Digital Ground.	
53	-	-	NC	Reserved – do not connect this pin.	
54	46	SCLK	IP	C-BUS: The C-BUS serial clock input from the μ C.	
55	47	SYSCLK2	OP	Synthesised Digital System Clock Output 2.	
56	48	CSN	IP	C-BUS: The C-BUS chip select input from the μ C	
57	-	-	NC	Reserved – do not connect this pin.	
58	1	EPSI	OP	EEPROM Serial Interface: SPI bus Output.	
59	2	EPSCLK	OP	EEPROM Serial Interface: SPI bus Clock.	
60	3	EPSO	IP+PD	EEPROM Serial Interface: SPI bus Input.	
61	4	EPSCSN	OP	EEPROM Serial Interface: SPI bus Chip Select.	
62	5	BOOTEN1	IP+PD	Used in conjunction with BOOTEN2 to determine the operation of the bootstrap program.	
63	6	BOOTEN2	IP+PD	Used in conjunction with BOOTEN1 to determine the operation of the bootstrap program.	
64	7	DVSS	PWR	Digital Ground	
Exposed Metal Pad	Exposed Metal Pad	SUBSTRATE	~	On this device, the central metal pad (which is exposed on Q3 packages only) may be electrically unconnected or, alternatively, may be connected to Analogue Ground (AV _{SS}). No other electrical connections are permitted.	

Notes: IP

Input (+ PU/PD = internal pullup/pulldown resistor)

OP	=	Output
ы	_	Didiractional

=

BI	=	Bidirectional
TS OP	=	3-state Output
PWR	=	Power Connection
NC	=	No Connection - should NOT be connected to any signal.




Figure 2 CMX7031 Recommended External Components




Figure 3 CMX7041 Recommended External Components

4.1 Recommended External Components

R1	100kΩ	C1	18pF -	C11	See note 5	C21	10nF
R2	not used	C2	18pF	C12	100pF	C22	10nF
R3	100kΩ	C3	10nF	C13	See note 5	C23	10nF
R4	100kΩ	C4	not used	C14	100pF	C24	10µF
R5	See note 2	C5	not used	C15	See note 5	C25	10nF
R6	100kΩ	C6	not used	C16	200pF	C26	10µF
R7	See note 3	C7	100nF	C17	10µF		
R8	100kΩ	C8	100pF	C18	10nF	X1	6.144MHz
R9	See note 4	C9	100pF	C19	10nF		See note 1
R10	100kΩ	C10	not used	C20	10µF		

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Notes:

- 1. X1 can be a crystal or an external clock generator; this will depend on the application. The tracks between the crystal and the device pins should be as short as possible to achieve maximum stability and best start up performance. By default, a 6.144MHz crystal is assumed, other values could be used if the various internal clock dividers are set to appropriate values.
- 2. R5 should be selected to provide the desired dc gain (assuming C11 is not present) of the discriminator input, as follows:

$$|\text{GAIN}_{\text{DISC}}| = 100 \text{k}\Omega / \text{R5}$$

The gain should be such that the resultant output at the DISCFB pin is within the discriminator input signal range specified in 7.11.2.

3. R7 should be selected to provide the desired dc gain (assuming C13 is not present) of the alternative input as follows:

$$|\text{GAIN}_{\text{ALT}}| = 100 \text{k}\Omega / \text{R7}$$

The gain should be such that the resultant output at the ALTFB pin is within the alternative input signal range specified in 7.11.

4. R9 should be selected to provide the desired dc gain (assuming C15 is not present) of the microphone input as follows:


$$|\text{GAIN}_{\text{MIC}}| = 100 \text{k}\Omega / \text{R9}$$

The gain should be such that the resultant output at the MICFB pin is within the microphone input signal range specified in 7.11.1. For optimum performance with low signal microphones, an additional external gain stage may be required.

5. C11, C13 and C15 should be selected to maintain the lower frequency roll-off of the microphone, alternative and discriminator inputs as follows:

$$\begin{array}{l} C11 \geq 1.0 \mu F \times \left| \left. GAIN_{DISC} \right| \right. \\ C13 \geq 1.0 \mu F \times \left| \left. GAIN_{ALT} \right| \right. \\ C15 \geq 30nF \times \left| \left. GAIN_{MIC} \right| \right. \end{array}$$

- ALTN and ALTFB connections allow the user to have a second discriminator or microphone input. Component connections and values are as for the respective DISCN and MICN networks. If this input is not required, the ALTN pin should be connected to AV_{SS}.
- 7. A single 10μF electrolytic capacitor (C24, fitted as shown) may be used for smoothing the power supply to both VDEC pins, providing they are connected together on the pcb with an adequate width power supply trace. Alternatively, separate smoothing capacitors should be connected to each VDEC pin. High frequency decoupling capacitors (C3 and C23) must always be fitted as close as possible to both VDEC pins.



5 PCB Layout Guidelines and Power Supply Decoupling

Figure 4 CMX7031 Power Supply and De-coupling

Component Values as per Figure 2




Figure 5 CMX7041 Power Supply and De-coupling

Component Values as per Figure 3

Notes:

It is important to protect the analogue pins from extraneous inband noise and to minimise the impedance between the CMX7031/CMX7041 and the supply and bias de-coupling capacitors. The de-coupling capacitors C3, C7, C18, C19, C21, C22, C24 and C25 should be as close as possible to the CMX7031/CMX7041. It is therefore recommended that the printed circuit board is laid out with separate ground planes for the AV_{SS} and DV_{SS} supplies in the area of the CMX7031/CMX7041, with provision to make links between them, close to the CMX7031/CMX7041. Use of a multi-layer printed circuit board will facilitate the provision of ground planes on separate layers.

 V_{BIAS} is used as an internal reference for detecting and generating the various analogue signals. It must be carefully decoupled, to ensure its integrity, so apart from the decoupling capacitor shown, no other loads should be connected. If V_{BIAS} needs to be used to set the discriminator mid-point reference, it must be buffered with a high input impedance buffer.

The single ended microphone input and audio output must be ac coupled (as shown), so that their return paths can be connected to AV_{SS} without introducing dc offsets. Further buffering of the audio output, if used, is advised.

The crystal, X1, may be replaced with an external clock source.

The 2.5V V_{DEC} output can be used to supply the 2.5V RFV_{DD}, to remove the need for an external 2.5V regulated supply. V_{DEC} can be directly connected to RFV_{DD}, in which case C23 should be omitted.

^{© 2011} CML Microsystems Plc

6 General Description

6.1 CMX7031/CMX7041 FI-2.0 Features

The CMX7031/CMX7041 FI-2.0 is intended for use in half duplex digital two way mobile radio equipment using 4FSK modulation at 4800 or 9600 bps. The ability to re-load the device with FI-1.x allows the same platform to offer backwards compatibility with existing analogue radio systems. A flexible power control facility allows the device to be placed in its optimum powersave mode when not actively processing signals.

The device includes a crystal clock generator, with buffered output, to provide a common system clock if required.

A block diagram of the device is shown in Figure 1.

The signal processing blocks can be routed from any of the three audio/discriminator input pins.

Tx Functions:

- 72-bit Tx data buffer
- o Automatic Preamble and Frame Sync insertion simplifies host control
- o 4-level FSK baseband modulator
- Root Raised Cosine (RRC) and Sinc filter
- RAMDAC operation
- TXENA hardware signal
- Two-point or I/Q modulation outputs

Rx Functions:

- Discriminator input with input amplifier and programmable gain adjustment
- o 72-bit Rx data buffer
- Automatic Frame Sync detection simplifies host control
- Selectable squelch source
- o Root Raised Cosine (RRC) and Inverse Sinc filtering
- o 4-level FSK baseband demodulator
- Hard or Soft data options
- RXENA hardware control signal

Auxiliary Functions:

- 2 programmable system clock outputs
- 2 auxiliary ADCs with selectable input paths
- 4 auxiliary DACs, one with built-in programmable RAMDAC
- 2 RF synthesiser/PLLs (CMX7031 only)

Interface:

- Optimised C-BUS (5-wire high speed synchronous serial command/data bus) interface to host for control and data transfer
- Open-drain IRQ to host
- Two GPIO pins (CMX7041 only)
- EEPROM boot mode
- C-BUS (host) boot mode

6.2 System Design

Figure 6 shows a possible implementation of the CMX7031/CMX7041 combined with a CMX618, a Host μ Controller and suitable RF sections to provide a digital PMR radio. The bold lines show the active signal paths in Rx and Tx respectively.




Figure 6 Digital Voice Rx and Tx Blocks

The paralleling of the Mic and Spkr connections is required if the CMX7031/CMX7041 is to provide full analogue PMR functionality, as provided in FI-1.x. The Audio Codec and Voice Codec functionality can also be provided by a suitable Vocoder product such as the CMX618 RALCWI Vocoder.

The AuxADC can be used to detect the Squelch signal from the RF section, while still retaining a significant degree of powersaving within the CMX7031/CMX7041 and avoiding the need to wake the host up unnecessarily. The use of the programmable thresholds allows for user selection of squelch threshold settings programmed by the host.

Before any data is transmitted over the air, the initial data needs to be loaded from the host into the C-BUS TxData registers. The CMX7031/CMX7041 can be transmitting data from the modem while at the same time receiving the next data block from the host. In Rx, the host needs to understand that there will be a delay from receiving the data over the air to the data arriving at its input while the CMX7031/CMX7041 filters and demodulates the incoming signal before presenting it to the output buffer. These buffering and coding processes will add delays to the overall data stream, which will add to the delays in transferring the data between the CMX7031/CMX7041 and the host and subsequently from the host to the Voice Codec.

In order to offer the best performance, the demodulator can be set to output soft-decision data compatible with the CMX618 Vocoder during reception of voice payload data. This mode increases the Rx data rates

^{© 2011} CML Microsystems Plc

over the host C-BUS by a factor of 4. The soft decision data is transferred as 4-bit log-likelihood ratio encoded.

6.3 Introduction

This modem can run at either 4800bps or 9600bps, occupying a 6.25kHz or a 12.5kHz bandwidth RF channel respectively. It has been designed such that, when combined with suitable RF, Host controller, Vocoder hardware and appropriate software, it meets the requirements of the EN 301 166 or EN 300 113 as appropriate. See <u>www.etsi.org</u> for details of these standards.

6.3.1 Modulation

The 4-level FSK (4FSK) scheme running at 2400 symbols/s (4800 bps) can be is used in order to fit inside a 6.25kHz channel bandwidth. RRC filters are implemented at both Tx and Rx. This mode uses a "deviation index" of 0.29 and a filter "alpha" of 0.2. The maximum frequency error is +/- 625Hz and can adapt to a maximum time base clock drift of 2ppm over the duration of a 180s (maximum) burst. Figure 8 is an extract from the ETS 102 490 standard showing the basic parameters of the 4FSK modulation system, symbol mapping and filtering requirements.

The 4800 symbols/s (9600 bps) mode is essentially the same, but with the timings modified by a factor of two.

Figure 7 shows the transmitted PRBS waveform as shown from the demodulator output of a spectrum analyser, having been modulated using a suitable RF transmitter (2-point modulation mode).




Figure 7 4FSK PRBS Waveform




Figure 8 Modulation Characteristics

6.3.2 Demodulation

The CMX7031/CMX7041 demodulation process includes an Inverse Rx Sinc filter. The Rx Inverse Sinc characteristic matches the Sinc applied in the transmitter. The Rx Sinc filter can, in some cases, be approximated by analogue attenuation in the receiver path (external to the CMX7031/CMX7041. The receiver structure is shown in Figure 1.

6.3.3 Framing

The CMX7031/CMX7041 FI-2.x uses a 72-bit preamble and a 24-bit Frame Sync. Both the Preamble and Frame Sync's are user-programmable, see User Manual sections 9.1.28 bit 1 and 9.2.1.

6.3.4 FEC and Coding

The CMX7031/CMX7041 does not implement any FEC, coding or interleaving. These protocol dependant functions should be performed by the host µController.

6.3.5 Voice Coding

The CML CMX618 and CMX608 are suitable devices for this application.

In both cases, the Voice Decoder (in Rx mode) may require 4-bit log-likelihood encoded soft coded data from the modem. This increases the C-BUS data rate by a factor of 4 in the Rx state (each bit received over the RF channel is encoded into a 4-bit value over the C-BUS).

6.3.6 Radio Performance Requirements

It should be noted that the CMX7031/CMX7041 demodulator is designed to process a demodulated 4FSK signal from a limiter/discriminator source. For optimum performance the demodulated signal should not be significantly degraded by filters that are excessively narrow and/or cause significant group delay distortion.

Care should be taken in interfacing the device to the radio circuits to maintain the frequency and phase response (both low and high end), in order to achieve optimum performance. Test modes are provided to assist in both the initial design and production set-up procedures.

Further information and application notes can be found at <u>http://www.cmlmicro.com</u>.

7 Detailed Descriptions

7.1 Xtal Frequency

The CMX7031/CMX7041 is designed to work with a Xtal or external frequency source of 6.144MHz. If this default configuration is not used, then Program Block 3 in the Programming register must be loaded with the correct values to ensure that the device will work to specification with the user selected clock frequency. A table of common values can be found in Table 2. Note the maximum Xtal frequency is 12.288MHz, although an external clock source of up to 24MHz can be used.

The register values in Table 1 are shown in hex, the default settings are shown in bold, and the settings which do not give an exact setting (but are within acceptable limits) are in italics. The new P3.2-3 settings take effect following the write to P3.3 (the settings in P3.4-7 are implemented on a change to Rx or Tx mode).

Р	Program Block entry				Exte	External frequency source (MHz)				
			3.579	6.144	9.0592	12.0	12.8	16.368	16.8	19.2
P3.2	ldle	GP Timer	\$017	\$018	\$018	\$019	\$019	\$018	\$019	\$018
P3.3	P	VCO output and AUX clk divide	\$085	\$088	\$10F	\$10F	\$110	\$095	\$115	\$099
P3.4		Ref clk divide	\$043	\$040	\$0C6	\$07D	\$0C8	\$155	\$15E	\$0C8
P3.5	ř	PLL clk divide	\$398	\$200	\$370	\$200	\$300	\$400	\$400	\$200
P3.6	Rx or	VCO output and AUX clk divide	\$140	\$140	\$140	\$140	\$140	\$140	\$140	\$140
P3.7		Internal ADC/DAC clk divide	\$008	\$008	\$008	\$008	\$008	\$008	\$008	\$008

 Table 2 Xtal/Clock Frequency Settings for Program Block 3

7.2 Host Interface

A serial data interface (C-BUS) is used for command, status and data transfers between the CMX7031/CMX7041 and the host μ C; this interface is compatible with microwire, SPI. Interrupt signals notify the host μ C when a change in status has occurred and the μ C should read the Status register across the C-BUS and respond accordingly. Interrupts only occur if the appropriate mask bit has been set. See section 7.4.2.

The CMX7031/CMX7041 will monitor the state of the C-BUS registers that the host has written to every 250µs (the C-BUS latency period) hence it is not advisable for the host to make successive writes to the same C-BUS register within this period.

7.2.1 C-BUS Operation

This block provides for the transfer of data and control or status information between the CMX7031/CMX7041's internal registers and the host μ C over the C-BUS serial interface. Each transaction consists of a single Address byte sent from the μ C which may be followed by one or more data byte(s) sent from the μ C to be written into one of the CMX7031/CMX7041's Write Only Registers, or one or more data byte(s) read out from one of the CMX7031/CMX7041's Read Only Registers, as shown in Figure 9.

Data sent from the μ C on the CDATA line is clocked into the CMX7031/CMX7041 on the rising edge of the SCLK input. RDATA sent from the CMX7031/CMX7041 to the μ C is valid when the SCLK is high. The CSN line must be held low during a data transfer and kept high between transfers. The C-BUS interface is

_ _....

compatible with most common μC serial interfaces and may also be easily implemented with general purpose μC I/O pins controlled by a simple software routine.

The number of data bytes following an Address byte is dependent on the value of the Address byte. The most significant bit of the address or data are sent first. For detailed timings see section 8.2. Note that, due to internal timing constraints, there may be a delay of up to 250µs between the end of a C-BUS write operation and the device reading the data from its internal register.

C-BUS Write:				
001	_	See Note 1	See Note 2	
CSN				
SCLK				
CDATA	7 6 5 4 3 2 1 0 MSB LSB	7 6 MSB	0 7 0 LSB MSB LSB	
	Address/Command byte	Upper 8 b	its Lower 8 bits	
RDATA	High Z state			
C-BUS Read:				
			See Note 2	
CSN				
SCLK				
CDATA	7 6 5 4 3 2 1 0 MSB LSB	3		
	Address byte	Upper 8 b	its Lower 8 bits	
RDATA	High Z state	7 6 MSB	0 7 0 LSB MSB LSB	
Data	a value unimportant			
Repe	eated cycles			
Eithe	er logic level valid (and may change)			
	er logic level valid (but must not change fron	n low to high)		
	Figure 9 C-BU	S Transactions		

Notes:

- 1. For Command byte transfers only the first 8 bits are transferred (\$01 = Reset).
- 2. For single byte data transfers only the first 8 bits of the data are transferred.
- 3. The CDATA and RDATA lines are never active at the same time. The Address byte determines the data direction for each C-BUS transfer.
- 4. The SCLK input can be high or low at the start and end of each C-BUS transaction.
- 5. The gaps shown between each byte on the CDATA and RDATA lines in the above diagram are optional, the host may insert gaps or concatenate the data as required.

7.3 Function Image[™] Loading

The Function Image[™] (FI), which defines the operational capabilities of the device, may be obtained from the CML Technical Portal, following registration. This is in the form of a 'C' header file which can be included into the host controller software or programmed into an external EEPROM. The maximum possible size of Function Image[™] is 46 kbytes, although a typical FI will be less than this. Note that the BOOTEN pins are only read at power-on or following a C-BUS General Reset and must remain stable throughout the FI loading process. Once the FI load has completed, the BOOTEN pins are ignored by the CMX7031 until the next power-up or C-BUS General Reset.

The BOOTEN pins are both fitted with internal $100k\Omega$ (approx.) pull down resistors.

For C-BUS load operation, both pins should be pulled high by connecting them to DV_{DD} either directly or via a 220k Ω resistor (see Table 3).

For EEPROM load, only BOOTEN1 needs to be pulled high in a similar manner, however, if it is required to program the EEPROM in-situ from the host, either a jumper to DV_{DD} or a link to a host I/O pin should be provided to pull BOOTEN2 high when required (see Table 3).

Once the FI has been loaded, the CMX7031/CMX7041 performs these actions:

- (1) the product identification code (\$7031 or \$7041) is reported in C-BUS register \$C5
- (2) the FI version code is reported in C-BUS register \$C9
- (3) the two 32-bit FI checksums are reported in C-BUS register pairs \$A9, \$AA and \$B8, \$B9
- (4) the device waits for the host to load the 32-bit Device Activation Code to C-BUS register \$C8
- (5) once activated, the device initialises fully, enters idle mode and becomes ready for use, and the PRG Flag (bit 0 of the Status register) will be set.

The checksums should be verified against the published values to ensure that the FI has loaded correctly. Once the FI has been activated, the checksum, product identification and version code registers are cleared and these values are no longer available. If an invalid activation code is loaded, the device will report the value \$DEAD in register \$A9 and become unresponsive to all further host commands (including General Reset). A power-on reset is required to recover from this state.

Both the Device Activation Code and the checksum values are available from the CML Technical Portal.

	BOOTEN2	BOOTEN1
C-BUS Host load	1	1
reserved	1	0
EEPROM load	0	1
No FI load	0	0

Table 3 BOOTEN Pin States

Note: In the rare event that a General Reset needs to be issued <u>without</u> the requirement to re-load the FI, the BOOTEN pins must both be cleared to '0' before issuing the Reset command. The Checksum values will be reported and the Device Activation code will need to be sent in a similar manner as that shown in Figure 11. There will not be any FI loading delay. This assumes that a valid FI has been previously loaded and that V_{DD} has been maintained throughout the reset to preserve the data.

7.3.1 FI Loading from Host Controller

The FI can be included into the host controller software build and downloaded into the CMX7031/CMX7041 at power-up over the C-BUS interface. The BOOTEN pins must be set to the C-BUS load configuration, the CMX7031/CMX7041 powered up and placed into Program Mode, the data can then be sent directly over the C-BUS to the CMX7031/CMX7041.

^{© 2011} CML Microsystems Plc




Figure 10 FI Loading from Host

The download time is limited by the clock frequency of the C-BUS, with a 5MHz SCLK, it should take less than 500ms to complete (host dependant).

^{© 2011} CML Microsystems Plc

7.3.2 FI Loading from EEPROM

The FI must be converted into a format for the EEPROM programmer (normally Intel Hex) and loaded into the EEPROM either by the host or an external programmer. The CMX7031/CMX7041 needs to have the BOOTEN pins set to EEPROM load, and then, on power-on, or following a C-BUS General Reset, the CMX7031/CMX7041 will automatically load the data from the EEPROM without intervention from the host controller.




Figure 11 FI Loading from EEPROM

The CMX7031/CMX7041 has been designed to function with Atmel AT25HP512 serial EEPROM and the AT25F512 flash EEPROM devices³, however other manufacturers parts may also be suitable. The time taken to load the FI is dependent on the Xtal frequency; with a 6.144MHz Xtal, it should load in less than 1 second.

³ Note that these two memory devices have slightly different addressing schemes. FI-2.0 is compatible with both schemes.

7.4 Device Control

The CMX7031/CMX7041 can be set into the relevant mode to suit its environment. These modes are described in the following sections and are programmed over the C-BUS: either directly to operational registers or, for parameters that are not likely to change during operation, via the Programming register (\$C8).

For basic operation:

- (1) enable the relevant hardware sections via the Power Down Control register
- (2) set the appropriate mode registers to the desired state
- (3) select the required Signal Routing and Gain
- (4) use the Mode Control register to place the device into Rx or Tx mode

To conserve power when the device is not actively processing a signal, place the device into Idle mode. Additional powersaving can be achieved by disabling any unused hardware blocks, however, care must be taken not to disturb any sections that are automatically controlled. Note that the BIAS block must be enabled to allow any of the Input or Output blocks to function.

See:

- Power Down Control \$C0 write
- Mode Control \$C1 write
- Modem Config \$C7 write

7.4.1 General Notes

In normal operation, the most significant registers, in addition to the TxData and RxData blocks, are:

- Mode Control \$C1 write
- o Status \$C6 read
- Analogue Output Gain \$B0 write
- Input Gain and Output Signal Routing \$B1 write

Setting the Mode register to either Rx or Tx will automatically increase the internal clock speed to its operational speed, whilst setting the Mode register to IDLE will automatically return the internal clock to a lower (powersaving) speed. To access the Program Blocks (through the Programming register, \$C8) the device MUST be in IDLE mode.

Under normal circumstances the CMX7031/CMX7041 manages the Main Clock Control automatically, using the default values loaded in Program Block 3.

7.4.2 Interrupt Operation

The CMX7031/CMX7041 will issue an interrupt on the IRQN line when the IRQ bit (bit 15) of the Status register and the IRQ Mask bit (bit 15) are both set to 1. The IRQ bit is set when the state of the interrupt flag bits in the Status register change from a 0 to 1 and the corresponding mask bit(s) in the Interrupt Mask register is(are) set. Enabling an interrupt by setting a mask bit ($0 \rightarrow 1$) after the corresponding Status register bit has already been set to 1 will also cause the IRQ bit to be set.

All interrupt flag bits in the Status register, except the PRG Flag (bit 0), are cleared and the interrupt request is cleared following the command/address phase of a C-BUS read of the Status register. The PRG Flag bit is set to 1 only when it is permissible to write a new word to the Programming register.

See:

- o Status \$C6 read
- Interrupt Mask \$CE write

7.4.3 Signal Routing

The CMX7031/CMX7041 offers a flexible routing architecture, with three signal inputs, a choice of two modulator configurations (to suit 2-point modulation or I/Q schemes) and a single audio output.

See:

- Input Gain and Output Signal Routing \$B1 write
- Mode Control \$C1 write
- Modem Config \$C7 write

The analogue gain/attenuation of each input and output can be set individually, with additional Fine Attenuation control available via the Programming registers.

See:

- Analogue Output Gain \$B0 write
- Input Gain and Output Signal Routing \$B1 write

In common with other FIs developed for the CMX7031/CMX7041, this device is equipped with two signal processing paths. However, in this implementation of the FI, Input 2 is not currently used and so should not be enabled. Input 1 should be routed to either of the three input sources (ALTN, DISCN or MICN). The internal signals Output 1 and 2 are used to provide either 2-point or I/Q signals and should be routed to the MOD1 and MOD2 pins as required.

7.4.4 Mode Control

The CMX7031 operates in one of three modes:

- o IDLE
- o Rx
- o Tx

At power-on or following a Reset, the device will automatically enter IDLE mode, which allows for the maximum powersaving whilst still retaining the capability of monitoring the AuxADC inputs (if enabled). It is only possible to write to the Programming register whilst in IDLE mode.

See:

• Mode Control - \$C1 write

The RXENA and TXENA pins reflect bits 0 and 1 of the Mode Control register, as shown in Table 4. These can be used to drive external hardware without the host having to intervene. AuxADC Config register b0 exchanges the active states of RXENA and TXENA as shown in Table 4. The CMX7041 also has two additional GPIO pins that are programmable under host control.

Mode Control (\$C1) b1-0	Modem Mode	\$A7 b0=0		\$A7 b0=1	
	Woden Wode	TXENA	RXENA	TXENA	RXENA
00	IDLE – low power mode	1	1	1	1
01	Rx mode	1	0	0	1
10	Tx mode	0	1	1	0
11	reserved	1	1	1	1

Table 4 Modem Mode Selection

4FSK Mode Control (\$C1) b7-4	Rx	Тх
0000	idle	idle
0001	reserved	reserved
0010	Rx 4FSK Raw	Tx 4FSK Raw
0011	Rx 4FSK eye	Tx 4FSK PRBS
0100	reserved	Tx 4FSK Preamble
0101	reserved	reserved
0110	Sync	Test
0111	Reset/abort	Reset/abort
1xxx	reserved	reserved

Table 5 Modem Control Selection

In Tx mode, the CMX7031/CMX7041 can be set to transmit data in a number of data modes as a data pump. The Modem Control bits should be configured in the same C-BUS write as the change in the Modem Mode bits. The Tx 4FSK raw command requires that a block of data has been loaded into the C-BUS TxData registers before executing the change in the Modem Mode bits to Tx. A DataRDY IRQ will then be asserted and the host should supply a further 72 bits of payload data in the TxData registers. The CMX7031/CMX7041 will continue transmitting the payload data until the host resets the Mode bits to either Rx or IDLE, as appropriate.

In Rx mode the Rx signal is routed through Input 1. Rx data recovered from the received signal is supplied to the host through the RxData registers and should be read in response to a DataRDY IRQ. The CMX7031/CMX7041 will continue decoding the input waveform until the host resets the Mode bits to either Tx or IDLE, as appropriate. A test mode to examine the Rx "EYE" is also provided.

7.4.5 Tx Mode

In Raw mode Tx operation, the preamble and Frame Sync 1 (FS1) are transmitted automatically (default values may be changed by use of the Program Blocks, accessed via the Programming register), and then data from the TxData Block is transmitted directly until the Mode is changed to Rx or Idle. The first block of data MUST be loaded into the TxData registers BEFORE executing the Modem Mode change to Tx. Data is transmitted msb (most significant bit) first.

The host should write the initial data to the C-BUS TxData registers and then set the modem mode to TxRaw and the Mode bits to Tx. As soon as the data has been read from the C-BUS TxData registers the DataRDY IRQ will be asserted.




Figure 12 Tx Data Flow

7.4.6 Rx Mode

In Raw mode Rx operation, once a valid Frame Sync (FS) has been detected, all following data received is loaded directly into the C-BUS RxData registers. This will continue until the Mode is changed to Idle or Tx, even if there is no valid signal at the input. On exiting Rx Mode, there may be a DataRdy IRQ pending

which should be cleared by the host. Note that Raw Mode operation still requires the use of a valid Frame Sync pattern in order to derive timing information for the demodulator.

The device will update the C-BUS RxData registers with Rx payload data as it becomes available, the host MUST respond to the DataRDY IRQ before the RxData registers are over-written by subsequent data from the modem. If "Soft" data mode has been selected, then the Payload Data in Rx mode will be coded as 4 bits of "Log Likelihood Ratio" encoded data per "over-air" bit. In this mode the host must service the DataRDY IRQ and RxData registers at 4 times the normal rate to avoid overflow conditions.




Figure 13 Rx Data Flow

7.4.7 Other Modem Modes

In Rx mode it is possible to output the received signal as an "EYE" diagram for test and alignment purposes. In this configuration, the filtered received signal is presented at the MOD1 pin and a trigger pulse at the MOD2 pin (derived directly from the xtal/clock source) to allow viewing on a suitable oscilloscope.

In Tx mode, a fixed PRBS sequence or a fixed preamble transmission is provided to facilitate test and alignment.

^{© 2011} CML Microsystems Plc

7.4.8 Data Transfer

The payload data is transferred to and from the host via a block of five Rx and Tx 16-bit C-BUS registers which allow up to 72 bits (9 bytes) of data to be transferred in sequence. The lowest 8 bits of the register block are reserved for a Byte Counter, Block ID and a Transaction Counter to allow the host to identify any data loss, and the remaining 72 bits hold the data to be transmitted/received. The byte count indicates how many bytes in the data block are valid and so reduces the need to perform a full 5-word C-BUS read/write if only small blocks of data need to be transferred.

C-BUS Address	Function	C-BUS address	Function
\$B5	Tx data 0-7 & info	\$B8	Rx data 0-7 & info
\$B6	Tx data 8-23	\$B9	Rx data 8-23
\$B7	Tx data 24-39	\$BA	Rx data 24-39
\$CA	Tx data 40-55	\$BB	Rx data 40-55
\$CB	Tx data 56-71	\$C5	Rx data 56-71

Table 6	C-BUS	Data	Registers
---------	-------	------	-----------

The Block ID is ignored in Raw Data mode, but should be set to 01 for consistency with future enhancements.

Bits 7 and 6 hold a Transaction Counter. This is a two-bit counter that is incremented on every read/write of the Data Block. This is particularly useful to detect data underflow and overflow conditions. The counter increments modulo 4. The host must increment this counter on every write to the TxData block. If the CMX7031/CMX7041 identifies that a block has been written out of sequence, the Event IRQ (b14) will be set to 1 (if unmasked) and the error condition indicated in the Modem Status register (\$C9). The device detects that new data from the host is available by the change in the value of the Transaction Counter, therefore the host should ensure that <u>all</u> the data is available in the TxData block <u>before</u> updating this register (ie, it should be the last register the host writes to in any block transfer). In Rx mode, the CMX7031/CMX7041 will automatically increment the counter every time it writes to the RxData block, if the host identifies that a block has been written out of sequence, then it is likely that a data overrun condition has occurred and some data has been lost.

7.5 Squelch Operation

Many Limiter/Discriminator chips provide a noise-quieting squelch circuit around an op-amp configured as a filter. This signal is conventionally passed to a comparator to provide a digital Squelch signal, which can be routed directly to one of the CMX7031/CMX7041's GPIO pins or to the host. However with the CMX7031/CMX7041, the comparator and threshold operations can be replaced by one of the AuxADC's with programmable thresholds and hysteresis functions.

See:

- o Status \$C6 read
- Modem Config \$C7 write

7.6 **GPIO** Pin Operation

TXENA and RXENA are configured to reflect the Tx/Rx state of the Mode Register (active low).

See:

- Modem Config \$C7 write
- AuxADC Config \$A7 write

Note that TXENA and RXENA will not change state until the relevant Mode change has been executed. This is to allow the host sufficient time to load the relevant data buffers and the CMX7031 time to encode the data required prior to its transmission. There is thus a fixed time delay between the pins changing state and the data signal appearing at the MOD output pins. During the power-on sequence (until the FI

has completed its load sequence) these pins have only a weak pull-up applied to them, so care should be taken to ensure that any loading during this period does not adversely affect the operation of the unit.

On the CMX7041, GPIO A and B are host programmable for input or output using the AuxADC Config register, \$A7. The default state is output, pulled high. When set for input, the values can be read back using the Modem Status register, \$C9.

7.7 Auxiliary ADC Operation

The inputs to the two Auxiliary ADCs can be independently routed from any of the Signal Input pins under control of the AuxADC Config register, \$A7. Conversions will be performed as long as a valid input source is selected, to stop the ADCs, the input source should be set to "none". Register \$C0, b6, BIAS, must be enabled for Auxiliary ADC operation.

Averaging can be applied to the ADC readings by selecting the relevant bits in the AuxADC Config register, \$A7, the length of the averaging is determined by the value in Program Blocks P3.0 and P3.1, and defaults to a value of 0. This is a rolling average system such that a proportion of the current data will be added to the last value. The proportion is determined by the value of the average counter in P3.0 and P3.1.

For an average value of:

0 then 50% of the current value will be added to 50% of the last value,

1 = 25% of the current value will be added to 75% of the last value,

2 = 12.5% etc.

The maximum useful value of this field is 8.

High and Low thresholds may be independently applied to both ADC channels (the comparison is applied after averaging, if this is enabled) and an IRQ generated as required (except in the case where the high threshold has been set below the low threshold). The thresholds are programmed via the AuxADC Threshold register, \$CD.

Auxiliary ADC data is read back in the AuxADC Data registers (\$A9 and \$AA) and includes the threshold status as well as the actual conversion data (subject to averaging, if enabled).

See:

- AuxADC Config \$A7 write
- AuxADC1 Data and Status \$A9 read
- AuxADC2 Data and Status \$AA read
- AuxADC Threshold Data \$CD write

7.8 Auxiliary DAC/RAMDAC Operation

The four Auxiliary DAC channels are programmed via the AuxDAC Control register, \$A8. AuxDAC channel 1 may also be programmed to operate as a RAMDAC which will automatically output a preprogrammed profile at a programmed rate. The AuxDAC Control register, \$A8, with b12 set, controls this mode of operation. The default profile is a raised cosine (see Table 9), but this may be over-written with a user- defined profile by writing to Program Block P3.11. The RAMDAC operation is <u>only</u> available in Tx mode and, to avoid glitches in the ramp profile, it is important <u>not</u> to change to IDLE or Rx mode whilst the RAMDAC is still ramping. The AuxDAC outputs hold the user-programmed level during a powersave operation if left enabled, otherwise they will return to zero. Note that access to all four AuxDACs is controlled by the AuxDAC Control register, \$A8, and therefore to update all AuxDACs requires four writes to this register. It is not possible to simultaneously update all four AuxDACs.

See:

• AuxDAC Control/Data - \$A8 write


7.9 RF Synthesisers (CMX7031 only)

The CMX7031 includes two integer-N RF synthesisers, each comprising a divider, phase comparator and charge pump. The divider has two sets of N and R registers: one set can be used for transmit and the other for receive. The division ratios can be set up in advance by means of C-BUS registers. A single C-BUS command will change over from the transmit to the receive division ratios, or vice versa, enabling a fast turnaround between Rx and Tx settings.

See:

- RF Channel Data \$B2 write
- RF Channel Control \$B3 write
- RF Channel Status \$B4 8-bit read

External RF components are needed to complete the synthesiser circuit. A typical schematic for one synthesiser, with external components, is shown in Figure 14.






 0Ω 18kΩ 18kΩ	C32	820pF 8.2nF 680pF 1nF
	C34 C35	

Resistors $\pm 5\%$, capacitors and inductors $\pm 20\%$ unless otherwise stated.

Note: R31 is chosen within the range 0Ω to $30k\Omega$ and selects the nominal charge pump current.

It is recommended that C34 and C35 are kept close to the VCO and that the stub from the VCO to the CMX7031/CMX7041 is kept as short as possible. The loop filter components should be placed close to the VCO.





The two RF synthesisers are programmable to any frequency in the range 100MHz to 600MHz. Figure 15 is a block diagram of one synthesiser channel. The RF synthesiser clock is selectable between the XTAL or the clock supplied to the RFCLK input pin. The RF synthesiser clock is common to both channels. The charge pump supply pin (CP supply, CPVDD) is also common to both channels. The RFnN and RFnP pins, CPnOUT, ISETn and RFVSS pins are channel specific and designated as either RF1P, RF1N, CP1OUT, ISET1, RFVSS or RF2P, RF2N, CP2OUT, ISET2, RFVSS on the Signal List in section 3. The N and R values for Tx and Rx modes are channel specific and can be set from the host μ C via the C-BUS. Various channel specific status signals are also accessible via C-BUS. The divide by N counter is 20 bits; the R counter is 13 bits. Typical external components are shown in Figure 14.

Both synthesisers are phase locked loops (PLLs) of the same design, utilising external VCOs and loop filters. The VCOs need to have good phase noise performance although it is likely that the high division ratios used will result in the dominant noise source being the reference oscillator. The phase detectors are of the phase-frequency type with a high impedance charge pump output requiring just passive components in the loop filter. Lock detect functions are built in to each synthesiser and the status reported via C-BUS. A transition to out-of-lock can be detected and communicated via a C-BUS interrupt to the host μ C. This can be important in ensuring that the transmitter cannot transmit in the event of a fault condition arising.

Two levels of charge pump gain are available to the user, to facilitate the possibility of locking at different rates under program control. A current setting resistor (R31) is connected between the ISET pin (one for each PLL system) and the respective RFVSS pin. This resistor will have an internally generated band gap voltage expressed across it and may have a value of 0Ω to $30k\Omega$, which (in conjunction with the on-chip series resistor of $9.6k\Omega$) will give charge pump current settings over a range of 2.5mA down to 230μ A (including the control bit variation of 4 to 1). The value of the current setting resistor (R31) is determined in accordance with the following formulae:

gain bit set to 1:	R31 (in Ω) = (24/lcp) – 9600
gain bit cleared to 0:	R31 (in Ω) = (6/lcp) – 9600
where Icp is the charge	pump current (in mA).

Note that the charge pump current should always be set to at least 230µA. The 'gain bit' refers to either bit 3 or bit 11 in the RF Channel Control register, \$B3.

^{© 2011} CML Microsystems Plc

The step size (comparison frequency) is programmable; to minimise the effects of phase noise this should be kept as high as possible. This can be set as low as 2.5kHz (for a reference input of 20MHz or less), or up to 200kHz – limited only by the performance of the phase comparator.

The frequency for each synthesiser is set by using two registers: an 'R' register that sets the division value of the input reference frequency to the comparison frequency (step size), and an 'N' register that sets the division of the required synthesised frequency from the external VCO to the comparison frequency. This yields the required synthesised frequency (Fs), such that:

 $Fs = (N / R) \times F_{REF}$ where F_{REF} is the selected reference frequency

Other parameters for the synthesisers are the charge pump setting (high or low)

Since the set-up for the PLLs takes 4 x "RF Channel Data register" writes it follows that, while updating the PLL settings, the registers may contain unwanted or intermediate values of bits. These will persist until the last register is written. It is intended that users should change the content of the "RF Channel Data register" on a PLL that is disabled, powersaved or selected to work from the alternate register set ("Tx" and "Rx" are alternate register sets). There are no interlocks to enforce this intention. The names "Tx" and "Rx" are arbitrary and may be assigned to other functions as required. They are independent sets of registers, one of which is selected to command each PLL by changing the settings in the RF Channel Control - \$B3 write register.

For optimum performance, a common master clock should be used for the RF synthesisers (RFCLK) and the baseband sections (Main and Auxiliary System Clocks). Using unsynchronised clocks can result in spurious products being generated in the synthesiser output and in some cases difficulty may be experienced with obtaining lock in the RF synthesisers.

Lock Status

The lock status can be observed by reading the RF Channel Status register, \$B4, and the individual lock status bits can (subject to masking) provide a C-BUS interrupt.

The lock detector can use a tolerance of one cycle or four cycles of the reference clock (not the divided version that is used as a comparison frequency) in order to judge phase lock. An internal shift register holds the last three lock status measurements and the lock status bits are flagged according to a majority vote of these previous three states. Hence, one occasional lock error will not flag a lock fail. At least two successive phase lock events are required for the lock status to be true. Note that the lock status bits confirm phase lock to the measured tolerance and not frequency lock. The synthesiser may take more time to confirm phase lock with the lock status bits than the time to switch from channel to channel. The purpose of a 4-cycle tolerance is for the case where a high frequency reference oscillator would not forgive a small phase error.


RF Inputs

The RF inputs are differential and self biased (when not powersaved). They are intended to be capacitatively coupled to the RF signal. The signal should be in the range 0dBm to -20dBm (not necessarily balanced). To ensure an accurate input signal the RF should be terminated with 50 Ω as close to the chip as possible and with the "P" and "N" inputs capacitatively coupled to the input and ground, keeping these connections as short as possible. The RF input impedance is almost purely capacitative and is dominated by package and printed circuit board parasitics.

Guidelines for using the RF Synthesisers

- 1. RF input slew rate (dv/dt) should be 14 V/µs minimum.
- 2. The RF Synthesiser 2.5V digital supply can be powered from the VDEC output pin.
- 3. RF clock sources and other, different clock sources <u>must not</u> share common IC components, as this may introduce coupling into the RF. Unused ac-coupled clock buffer circuits should be tied off to a dc supply, to prevent them oscillating.
- 4. It is recommended that the RF Synthesisers are operated with maximum gain lset (ie. lset tied to RFV_{SS}).
- 5. The Loop components should be optimised for each VCO.

^{© 2011} CML Microsystems Plc



7.10 Digital System Clock Generators

Figure 16 Digital Clock Generation Schemes

The CMX7031/CMX7041 includes a 2-pin crystal oscillator circuit. This can either be configured as an oscillator, as shown in section 5, or the XTAL input can be driven by an externally generated clock. The crystal (Xtal) source frequency can go up to 12.288MHz (clock source frequency up to 24.576MHz), but a 6.144MHz Xtal is assumed by default for the functionality provided in the CMX7031/CMX7041.

7.10.1 Main Clock Operation

A digital PLL is used to create the Main Clock (nominally 24.576MHz) for the internal sections of the CMX7031/CMX7041. At the same time, other internal clocks are generated by division of either the XTAL Reference Clock or the Main Clock. These internal clocks are used for determining the sample rates and conversion times of A-to-D and D-to-A converters, running a General Purpose Timer and the signal processing block. In particular, it should be noted that in IDLE mode the setting of the GP Timer divider directly affects the C-BUS latency (with the default values this is nominally 250µs).

The CMX7031/CMX7041 defaults to the settings appropriate for a 6.144MHz Xtal, however if other frequencies are to be used then Program Blocks P3.2 to P3.6 will need to be programmed appropriately at power-on. This flexibility allows the device to re-use an external clock source, so reducing total cost and potential noise sources. A table of common values is provided in Table 2. The C-BUS registers \$BC and \$BD are controlled automatically by the FI and must not be accessed directly by the user.

See:

• Program Block 3 – AuxDAC, RAMDAC and Clock Control

7.10.2 System Clock Operation

Two System Clock outputs, SysClock1 Out and SysClock2 Out, are available to drive additional circuits, as required. These are digital phase locked loop (PLL) clocks that can be programmed via the System Clock registers with suitable values chosen by the user. The System Clock PLL Configure registers (\$AB and \$AD) control the values of the VCO Output divider and Main Divide registers, while the System Clock Ref. Configure registers (\$AC and \$AE) control the values of the Reference Divider and signal routing configurations. The PLLs are designed for a reference frequency of 96kHz. If not required, these clocks can be independently powersaved. The clock generation scheme is shown in the block diagram of Figure 16. Note that at power-on, these pins provide, by default, a clock which is equivalent to the XTAL frequency, however in the CMX7041, the output is inhibited until enabled by a host command over the C-BUS.

See:

- System CLK 1 and 2 PLL Data \$AB, \$AD write
- System CLK 1 and 2 REF \$AC and \$AE write

7.11 Signal Level Optimisation

The internal signal processing of the CMX7031/CMX7041 will operate with wide dynamic range and low distortion only if the signal level at all stages in the signal processing chain is kept within the recommended limits. For a device working from a $3.3V \pm 10\%$ supply, the maximum signal level which can be accommodated without distortion is [($3.3 \times 90\%$) - ($2 \times 0.3V$)] Volts pk-pk = 838mVrms, assuming a sine wave signal. This should not be exceeded at any stage.

7.11.1 Transmit Path Levels

For the maximum signal out of the MOD1 and MOD2 attenuators, the signal level at the output of the Modem block is set to be 0dB, The Fine Output adjustment has a maximum attenuation of 1.8dB and no gain, whereas the Coarse Output adjustment has a variable attenuation of up to +44.8dB and no gain.

7.11.2 Receive Path Levels

The Fine Input adjustment has a maximum attenuation of 3.5dB and no gain, whereas the Coarse Input adjustment has a variable gain of up to +22.4dB and no attenuation. With the lowest gain setting (0dB), the maximum allowable input signal level at the DISCFB pin would be 883mVrms. This signal level is an absolute maximum, which should not be exceeded anywhere in the signal processing chain if severe distortion is to be avoided.

© 2011 CML Microsystems Plc

7.12 Tx Spectrum Plots

The following figure shows the Tx spectrum when using a suitable signal generator as measured on a spectrum analyser using the CMX7031/CMX7041 internal PRBS generator. Note that the I/Q mode is sensitive to variations in DC offset in the modulation path and these must be minimised.




Figure 18 Tx Modulation Spectra - 9600bps

7.13 C-BUS Register Summary

Table / C-BUS Redisters	Table 7	C-BUS Registers	
-------------------------	---------	-----------------	--

ADDR. (hex)		REGISTER	Word Size (bits)
\$01	W	C-BUS RESET	0
\$A7	W	AuxADC Config	16
\$A8	W	AuxDAC Control/Data	16
\$A9	R	AuxADC1 Data and Status/Checksum 2 hi	16
\$AA	R	AuxADC2 Data and Status/Checksum 2 lo	16
\$AB	W	System Clk 1 PLL Data	16
\$AC	W	System Clk 1 Ref	16
\$AD	W	System Clk 2 PLL Data	16
\$AE	W	System Clk 2 Ref	16
\$AF		Reserved	
\$B0	W	Analogue Output Gain	16
\$B1	W	Input Gain and Output Signal Routing	16
\$B2	W	RF Channel Data (CMX7031 only)	16
\$B3	W	RF Channel Control (CMX7031 only)	16
\$B4	R	RF Channel Status (CMX7031 only)	8
\$B5	W	TxData 0	16
\$B6	W	TxData 1	16
\$B7	W	TxData 2	16
\$B8	R	RxData 0/Checksum 1 hi	16
\$B9	R	RxData 1/Checksum 1 lo	16
\$BA	R	RxData 2	16
\$BB	R	RxData 3	16
\$BC	W	Main CLK PLL Data – reserved	16
\$BD	W	Main CLK Ref – reserved	16
\$BE		Reserved	
\$BF		Reserved	
\$C0	W	Power-Down Control	16
\$C1	W	Mode Control	16
\$C2	W	Aux Data – reserved	16
\$C3	W	Analog Config – reserved	16
\$C4		Reserved	
\$C5	R	Rx Data 4	16
\$C6	R	Status	16
\$C7	W	Modem Config	16
\$C8	W	Programming Register	16
\$C9	R	Modem Status	16
\$CA	W	Tx Data 3	16
\$CB	W	Tx Data 4	16
\$CC	R	Aux Data Read – reserved	16
\$CD	W	AuxADC Threshold Data	16
\$CE	W	Interrupt Mask	16
\$CF		Reserved	

All other C-BUS addresses (including those not listed above) are either reserved for future use or allocated for production testing and must not be accessed in normal operation.

^{© 2011} CML Microsystems Plc

8 Performance Specification

8.1 Electrical Performance

8.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Unit
Supply: DV _{DD} - DV _{SS}	-0.3	4.5	V
AV _{DD} - AV _{SS}	-0.3	4.5	V
Voltage on any pin to DV _{SS}	-0.3	DV _{DD} + 0.3	V
Voltage on any pin to AV _{SS}	-0.3	AV _{DD} + 0.3	V
Current into or out of any power supply pin (excluding V _{BIAS})	-30	+30	mA
(i.e. V _{DEC} , AV _{DD} , AV _{SS} , DV _{DD} or DV _{SS})			
Current into or out of any other pin	-20	+20	mA
Voltage differential between power supplies:			
DV _{DD} and AV _{DD}	0	0.3	V
DV_{SS} and AV_{SS}	0	50	mV
L9 Package (64-pin LQFP)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C	_	1690	mW
Derating	_	16.9	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°Č
Q1 Package (64-pin VQFN)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C	—	3500	mW
Derating		35	mW/°C
Storage Temperature	-55	+125	O°
Operating Temperature	-40	+85	°C
L4 Package (48-pin LQFP)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C		1600	mW
Derating	_	16.0	mW/°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C
Q3 Package (48-pin VQFN)	Min.	Max.	Unit
Total Allowable Power Dissipation at Tamb = 25°C	_	1750	mW
Derating	_	17.5	mW/°C
Storage Temperature	-55	+125	°C
5 1			°C

8.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Unit
Supply Voltage:				
$DV_{DD} - DV_{SS}$		3.0	3.6	V
$AV_{DD} - AV_{SS}$		3.0	3.6	V
$V_{DEC} - DV_{SS}$	1	2.25	2.75	V
Operating Temperature		-40	+85	°C
XTAL/CLK Frequency (using a Xtal)	2	4.0	12.288	MHz
XTAL/CLK Frequency (using an external clock)	2	4.0	24.576	MHz

Notes: 1 Nominal XTAL/CLK frequency is 6.144MHz.

2 The V_{DEC} supply is automatically derived from DV_{DD} by the on-chip voltage regulator.

8.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

External components as recommended in Figure 3. Maximum load on digital outputs = 30pF. Xtal Frequency = $6.144MHz \pm 0.01\%$ (100ppm); Tamb = $-40^{\circ}C$ to $+85^{\circ}C$. $AV_{DD} = DV_{DD} = 3.0V$ to 3.6V. $V_{DEC} = 2.5V$ Reference Signal Level = 308mVrms at 1kHz with $AV_{DD} = 3.3V$. Signal levels track with supply voltage, so scale accordingly. Signal to Noise Ratio (SNR) in bit rate bandwidth. Input stage gain = 0dB. Output stage attenuation = 0dB.

Current consumption figures quoted in this section apply to the device when loaded with FI-2.0 only. The use of other Function Images[™], can modify the current consumption of the device.

DC Parameters	Notes	Min.	Тур.	Max.	Unit
Supply Current	21				
All Powersaved					
DI _{DD}		_	8	100	μA
Al _{DD}		_	4	20	μA
IDLE Mode	22				•
DI _{DD}		_	1.4	_	mA
Al _{DD}	23	_	1.6	_	mA
Rx Mode	22				
DI _{DD} (4800bps – search for FS)		_	4.7	_	mA
DI _{DD} (9600bps – search for FS)		_	7.5	_	mA
DI _{DD} (4800bps – FS found)		_	2.8	_	mA
DI _{DD} (9600bps – FS found)		_	3.7	_	mA
AIDD		-	1.6	_	mA
Tx Mode	22				
DI _{DD} (4800bps – 2-point)		_	4.3	_	mA
DI _{DD} (9600bps – 2-point)		_	5.2	_	mA
DI _{DD} (4800bps – I&Q)		-	5.4	_	mA
DI _{DD} (9600bps – I&Q)		-	7.3	_	mA
AI_{DD} (AV_{DD} = 3.3V)		-	1.5	_	mA
Additional current for each Auxiliary					
System Clock (output running at 4MHz)					
DI_{DD} (DV_{DD} = 3.3V, V_{DEC} = 2.5V)		-	250	_	μA
Additional current for each Auxiliary ADC					
DI _{DD} (DV _{DD} = 3.3V, V _{DEC} = 2.5V)		-	50	_	μA
Additional current for each Auxiliary DAC					•
AI_{DD} (AV_{DD} = 3.3V)		_	200	_	μA
,					•

Notes:	21	Tamb = 25°C, Not including any current drawn from the device pins by external
		circuitry.

- 22 System Clocks, Auxiliary circuits disabled, but all other digital circuits (including the Main Clock PLL) enabled.
- 23 May be further reduced by power-saving unused sections

© 2011 CML Microsystems Plc

DC Parameters (continued)	Notes	Min.	Тур.	Max.	Unit
XTAL/CLK	25				
Input Logic '1'		70%	_	_	DVDD
Input Logic '0'		_	_	30%	
Input current (Vin = DV _{DD})		-	_	40	μĀ
Input current (Vin = DV _{SS})		-40	-	-	μA
C-BUS Interface and Logic Inputs					
Input Logic '1'		70%	_	_	DVDD
Input Logic '0'		-	_	30%	
Input Leakage Current (Logic '1' or '0')	21	-1.0	_	1.0	μĀ
Input Capacitance		_	_	7.5	pF
C-BUS Interface and Logic Outputs					
Output Logic '1' (I _{OH} = 2mA)		90%	-	-	DV_DD
Output Logic '0' (I _{OL} = -5mA)		-	-	10%	DV_DD
"Off" State Leakage Current	21	_	_	10	μA
IRQN (Vout = DV _{DD})		-1.0	_	+1.0	μA
REPLY_DATA (output HiZ)		-1.0	_	+1.0	μA
V _{BIAS}	26				
	0	_	±2%	_	AV _{DD}
Output voltage offset wrt AV _{DD} /2 ($I_{OL} < 1\mu A$	V				

Notes:25
26Characteristics when driving the XTAL/CLK pin with an external clock source.
Applies when utilising V_{BIAS} to provide a reference voltage to other parts of the
system. When using V_{BIAS} as a reference, V_{BIAS} must be buffered. V_{BIAS} must
always be decoupled with a capacitor as shown in Figure 3.

AC Parameters		Notes	Min.	Тур.	Max.	Unit
(TAL/CLK Input						
'High' pulse width		31	15	_	_	ns
'Low' pulse width		31	15	_	_	ns
Input impedance (at 6.144	MH7)	01	10			115
Powered-up	Resistance		_	150	_	kΩ
	Capacitance		_	20	_	pF
Powered-down	Resistance		_	300	_	kΩ
	Capacitance			20		pF
Xtal start up (from powersa			_	20	_	ms
Auxiliary System Clk 1/2 Outp XTAL/CLK input to CLOCK						
(in high to		32	_	15	_	ns
(in low to		32	_	15	_	ns
'High' pulse width	out low)	33	76	81.38	87	ns
'Low' pulse width		33	76	81.38	87	ns
/_{BIAS} Start up time (from powers	ave)		_	30	_	ms
Aicrophone, Alternative and Inputs (MIC, ALT, DISC)	Discriminator					
Input impedance		34	-	1	_	MΩ
Maximum Input Level (pk-p	,	35	-	_	80%	AVD
Load resistance (feedback	• •		80	_	-	kΩ
Amplifier open loop voltage						
(I/P = 1mVrms at 100	Hz) J		-	80	-	dB
Unity gain bandwidth			-	1.0	-	MHz
Programmable Input Gai Gain (at 0dB)	n Stage	36 37	-0.5	0	+0.5	dB
Cumulative Gain Error)	07	-0.5	U	.0.0	uD

Notes: 31 Timing for an external input to the XTAL/CLK pin.

32 XTAL/CLK input driven by an external source.

33 6.144MHz XTAL fitted and 6.144MHz output selected.

34 With no external components connected

35 Centered about AV_{DD}/2; after multiplying by the gain of input circuit (with external components connected).

36 Gain applied to signal at output of buffer amplifier: DISCFB, ALTFB or MICFB

37 Design Value. Overall attenuation input to output has a tolerance of 0dB ±1.0dB

AC Parameters	Notes	Min.	Тур.	Max.	Uni
Modulator Outputs 1/2 and Audio Output MOD 1, MOD 2, AUDIO)					
Power-up to output stable	41	-	50	100	μs
Modulator Attenuators					
Attenuation (at 0dB)	43	-1.0	0	+1.0	dB
Cumulative Attenuation Error					
(wrt attenuation at 0dB)		-0.6	0	+0.6	dB
Output Impedance Enabled	42	_	600	_	Ω
Disabled	42	_	500	_	kΩ
Output current range (AV _{DD} = 3.3V)		_	_	±125	μA
Output voltage range	44	0.5	_	AV _{DD} –0.5	'v
Load resistance		20	_	_	kΩ
Audio Attenuator					
Attenuation (at 0dB)	43	-1.0	0	+1.0	dE
Cumulative Attenuation Error					
(wrt attenuation at 0dB)		-1.0	0	+1.0	dB
Output Impedance) Enabled	42	_	600	-	Ω
Disabled	42	_	500	-	kΩ
Output current range (AV _{DD} = 3.3V)		_	_	±125	μA
Output voltage range	44	0.5	_	AV _{DD} –0.5	۲.
Load resistance		20	_	_	kΩ

Notes: 41 Power-up refers to issuing a C-BUS command to turn on an output. These limits apply only if V_{BIAS} is on and stable. At power supply switch-on, the default state is for all blocks, except the XTAL and C-BUS interface, to be in placed in powersave mode.

42

Small signal impedance, at AV_{DD} = 3.3V and Tamb = 25°C. With respect to the signal at the feedback pin of the selected input port. 43

44 Centered about AV_{DD}/2; with respect to the output driving a $20k\Omega$ load to AV_{DD}/2.

AC Parameters (cont.)	Notes	Min.	Тур.	Max.	Unit
Auxiliary Signal Inputs (Aux ADC 1 to 4)					
Source Output Impedance	51	-	-	24	kΩ
Auxiliary 10-Bit ADCs					
Resolution		_	10	_	Bits
Maximum Input Level (pk-pk)	54	_	_	80%	AVDD
Conversion time	52	_	62.4	_	μs
Input impedance					
Resistance		_	10	_	MΩ
Capacitance		_	5	_	pF
Zero error)				
(input offset to give ADC output = 0)	J	0	_	±10	mV
Integral Non-linearity		_	_	±3	LSBs
Differential Non-linearity	53	_	-	±1	LSBs
Auxiliary 10-Bit DACs					
Resolution		_	10	_	Bits
Maximum Output Level (pk-pk), no load	54	80%	_	_	AV _{DD}
Zero error)				
(output offset from a DAC input = 0)	J	0	_	±10	mV
Resistive Load		5	_	-	kΩ
Integral Non-linearity		_	_	±4	LSBs
Differential Non-linearity	53	-	_	±1	LSBs

Notes:51Denotes output impedance of the driver of the auxiliary input signal, to ensure
< 1 bit additional error under nominal conditions.</th>

52 With an auxiliary clock frequency of 6.144MHz.

53 Guaranteed monotonic with no missing codes.

54 Centred about $AV_{DD}/2$.

AC Parameters (cont.)	Notes	Min.	Тур.	Max.	Unit
RF Synthesisers – Phase Locked Loops					
Reference Clock Input					
Input Logic '1'	62	70%	_	_	RFV _{DD}
Input Logic '0'	62	_	_	30%	RFVDD
Frequency	64, 66	5.0	19.2	40.0	MHz
Divide ratios (R)	63	2	_	8191	
Each RF Synthesiser	69				
Comparison frequency		_	_	500	kHz
Input frequency range	67	100	_	600	MHz
Input level		-14	_	0	dBm
Input Slew Rate		14	_	_	V/µs
Divide ratios (N)		1088	_	104857	•
				5	
1Hz Normalised Phase Noise Floor	68	_	-197	_	dBc/Hz
Charge pump current (high)	65	±1.88	+2.5	±3.3	mA
Charge pump current (low)	65	±470	±625	±820	μA
Charge pump current – voltage variation	00	<u> </u>	10%	<u>+</u> 020	per V
Charge pump current – sink to source match			5%	_	of ISET
		—	570	—	

Notes:

62 Square wave input.

63 Separate dividers provided for each PLL.

64	For optimum performance of the synthesiser subsystems, a common master clock should be used for the RF Synthesisers and the baseband sections. Using unsynchronised clocks is likely to result in spurious products being generated in the synthesiser outputs and in some cases difficulty may be experienced in obtaining lock in the RF Synthesisers.
	obtaining lock in the RF Synthesisers.

- 65 External ISET resistor (R31) = 0Ω (Internal ISET resistor = $9k6\Omega$ nominally).
- 66 Lower input frequencies may be used subject to division ratio requirements being maintained.
- 67 Operation outside these frequency limits is possible, but not guaranteed. Below 150MHz, a square wave input may be required to provide a fast enough slew rate.
- 1Hz Normalised Phase Noise Floor (PN1Hz) can be used to calculate the phase noise within the PLL loop by: Phase Noise (in band) = PN1Hz + 20 log₁₀(N) + 10log₁₀(f_{comparison}).
- 69 It is recommended that RF Synthesiser 1 be used for higher frequency use (eg: RF 1st LO) and RF Synthesiser 2 be used for lower frequency use (eg: IF LO).

8.1.4 Parametric Performance

For the following conditions unless otherwise specified:

External components as recommended in Figure 3. Maximum load on digital outputs = 30pF. Xtal Frequency = $6.144MHz \pm 0.01\%$ (100ppm); Tamb = $-40^{\circ}C$ to $+85^{\circ}C$. $AV_{DD} = DV_{DD} = 3.0V$ to 3.6V. Reference Signal Level = 308mVrms at 1kHz with $AV_{DD} = 3.3V$. Signal levels track with supply voltage, so scale accordingly. Signal to Noise Ratio (SNR) in bit rate bandwidth. Input stage gain = 0dB, Output stage attenuation = 0dB. All figures quoted in this section apply to the device when loaded with FI-2.0 only. The use of other Function ImagesTM, can modify the parametric performance of the device.

AC Parameters (cont.)	Notes	Min.	Тур.	Max.	Unit
Modem symbol rate		2400	_	4800	sym s⁻¹
Modulation			4FSK		
Filter (RC) alpha		_	0.2	_	
Tx output level (MOD1, MOD2, 2-point)	70	_	2.88	_	Vpk-pk
Tx output level (MOD1, MOD2, I&Q)	70	_	2.20	_	Vpk-pk
Tx adjacent channel power (MOD1, MOD2, prbs)	71, 73	-60	-	-	dB
Rx sensitivity (BER 4800 sym s⁻¹)	72	_	TBD	_	dBm
Rx co-channel rejection	71, 73	15	12	_	dB
Rx input level		_	_	838	mVrms
Rx input DC offset		0.5	_	AV _{DD} - 0.5	V

Notes:

70 Transmitting continuous default preamble.

71

See user manual section 7.12. Measured at base-band – radio design will affect ultimate product performance.

72Measured at base-band – radio d73For a 6.25kHz/4800bps channel.





Figure 19 C-BUS Timing

C-BUS Timing		Notes	Min.	Тур.	Max.	Unit
t _{CSE}	CSN Enable to SCLK high time		100	_	_	ns
t _{CSH}	Last SCLK high to CSN high time		100	_	_	ns
t _{LOZ}	SCLK low to RDATA Output Enable Time		0.0	_	_	ns
t _{HIZ}	CSN high to RDATA high impedance		_	_	1.0	μs
t _{CSOFF}	CSN high time between transactions		1.0	_	_	μs
t _{NXT}	Inter-byte time		200	_	_	ns
t _{ск}	SCLK cycle time		200	_	_	ns
t _{CH}	SCLK high time		100	_	_	ns
t _{CL}	SCLK low time		100	_	_	ns
t _{CDS}	CDATA setup time		75	_	_	ns
t _{CDH}	CDATA hold time		25	_	_	ns
t _{RDS}	RDATA setup time		50	_	_	ns
t _{RDH}	RDATA hold time		0	_	_	ns

- Notes: 1. Depending on the command, 1 or 2 bytes of CDATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. RDATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
 - 2. Data is clocked into the peripheral on the rising SCLK edge.
 - 3. Commands are acted upon at the end of each command (rising edge of CSN).
 - 4. To allow for differing µC serial interface formats C-BUS compatible ICs are able to work with SCLK pulses starting and ending at either polarity.
 - 5. Maximum 30pF load on IRQN pin and each C-BUS interface line.

These timings are for the latest version of C-BUS and allow faster transfers than the original C-BUS timing specification. The CMX7031/CMX7041 can be used in conjunction with devices that comply with the slower timings, subject to system throughput constraints.




Depending on the method of lead termination at the edge of the package, pull back (L1) may be present. L minus L1 to be equal to, or greater than 0.3mm

The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

Figure 20 Mechanical outline for 64-pad VQFN (Q1)

Order as part no. CMX7031Q1



Order as part no. CMX7031L9

TYP.

0.50

MAX.

10.20

10.20

1.60

12.20

12.20

0.15


0.27

0.75

0.20

7°

13°




Depending on the method of lead termination at the edge of the package, pull back (L1) may be present. L minus L1 to be equal to, or greater than 0.3mm

The underside of the package has an exposed metal pad which should ideally be soldered to the pcb to enhance the thermal conductivity and mechanical strength of the package fixing. Where advised, an electrical connection to this metal pad may also be required

Figure 22 Mechanical Outline of 48-pin VQFN (Q3)

Order as part no. CMX7041Q3



Order as part no. CMX7041L4

MIN.

6.91

6.91

1.40

8.74

8 74

0.05

0.10

0.35

0°

11°

TYP.

0.50

0.13

MAX.

7.11

7.11

1.60

9.25

9.25

0.15

0.28

0.76

7°

13°



About FirmASIC®

CML's proprietary *FirmASIC*[®] component technology reduces cost, time to market and development risk, with increased flexibility for the designer and end application. *FirmASIC*[®] combines Analogue, Digital, Firmware and Memory technologies in a single silicon platform that can be focused to deliver the right feature mix, performance and price for a target application family. Specific functions of a *FirmASIC*[®] device are determined by uploading its Function ImageTM during device initialization. New Function ImageTM may be later provided to supplement and enhance device functions, expanding or modifying end-product features without the need for expensive and time-consuming design changes. *FirmASIC*[®] devices provide significant time to market and commercial benefits over Custom ASIC, Structured ASIC, FPGA and DSP solutions. They may also be exclusively customised where security or intellectual property issues prevent the use of Application Specific Standard Products (ASSP's).

Handling precautions: This product includes input protection, however, precautions should be taken to prevent device damage from electro-static discharge. CML does not assume any responsibility for the use of any circuitry described. No IPR or circuit patent licences are implied. CML reserves the right at any time without notice to change the said circuitry and this product specification. CML has a policy of testing every product shipped using calibrated test equipment to ensure compliance with this product specification. Specific testing of all circuit parameters is not necessarily performed.

(UK)Ltd COMMUNICATION SEMICONDUCTORS	(USA) Inc. COMMUNICATION SEMICONDUCTORS	(Singapore) Pte Ltd
Tel:	Tel:	Tel:
+44 (0)1621 875500	+1 336 744 5050	+65 62 888129
Fax:	800 638 5577	Fax:
+44 (0)1621 875600	Fax:	+65 62 888230
Sales:	+1 336 744 5054	Sales:
sales@cmlmicro.com	Sales: us.sales@cmlmicro.com	sg.sales@cmlmicro.com
Tech Support:	Tech Support:	Tech Support:
techsupport@cmlmicro.com	us.techsupport@cmlmicro.com	sg.techsupport@cmlmicro.com
	- www.cmlmicro.com -	