

Maxim > Design Support > Technical Documents > Application Notes > T/E Carrier and Packetized > APP 5120

Keywords: DDR1, DDR3, jitter, buffer, TDMoP, TDM over packet, DDR, SDRAM, PDV, PSN, double data rate

# APPLICATION NOTE 5120 Using a DDR3 Memory Module with the DS34S132

Aug 26, 2011

Abstract: This application note explains how to interface the DS34S132, a 32-point TDM-over-packet IC, with a DDR3 memory chip. The DS34S132 uses an external double data rate (DDR) synchronous DRAM (or DDR1) device to buffer data. The memory supplies sufficient buffer space to support a 256ms Packet-Delay Variation (PDV) for each of the 256 pseudowires (PWs)/bundles and to enable packet reordering.

#### Introduction

The DS34S132, a 32-port TDM-over-packet IC, uses an external double data rate (DDR) synchronous DRAM (also referred to as "DDR1") device to buffer data. The large memory supplies sufficient buffer space to support a 256ms Packet-Delay Variation (PDV) for each of the 256 individually configurable pseudowires (PWs)/bundles. The memory also enables packet reordering if the packet switch network (PSN) incorrectly arranges the packets. Since DDR3 is readily available, it is more convenient to use a DDR type 3 (DDR3) memory chip with the DS34S132. This application note explains how to interface the DS34S132 with a DDR3 memory chip.

Figure 1 shows the proposed block diagram to replace DDR1 with a FPGA and DDR3.




Figure 1. Replacing DDR1 with DDR3 and FPGA.

The DDR SDRAM interface has higher transfer rates than a typical SDRAM, due to its sophisticated timing control of electrical data and clock signals. For example, a DDR SDRAM with a 125MHz clock frequency can achieve almost twice the bandwidth (BW) of a SDRAM running at the same frequency. Thus, Maxim now uses DDR1 instead of SDRAM, which was used in the previous generation of Maxim's TDM over Packet (TDMoP) devices.

DDR3 SDRAM is a DRAM-interface specification. The actual DRAM arrays that store the data are similar to earlier types, with similar performance. DDR3 SDRAM can transfer data at four times the rate of DDR1, and thus enables higher bandwidth.

These days, DDR1 memory modules are not as widely available as DDR2 or DDR3. Unfortunately, DDR2 and DDR3 are neither backward- nor forward-compatible with DDR1. Thus, DDR2 or DDR3 memory modules will not work in DDR-equipped motherboards, and vice versa.

# DDR Interface Configuration of the DS34S132

Inside the DS34S132 TDMoP device,

- The DDR1 interface must be programmed to a column-address-strobe (CAS) latency of 3.
- The "refresh rate" must be calculated and programmed to have a fast-enough interval for the DDR3 memory module.
- The clock rate for the DDR is 125MHz.

It is worth noting that DDR3 has 8 banks. The DS34S132 has only 2 bank select bits. Hence one half of the DDR3 memory module (upper banks) will be unused.

### Configuration of the DDR3

DDR3 should run at a clock speed of 500MHz. This frequency is chosen since it is four times the DDR1 clock speed of 125MHz.

For the Verilog® RTL simulation, we used 8-bit data, which will have a BW of 500MHz  $\times 2 \times 8$  bits. This BW is twice the BW of 125MHz  $\times 2 \times 16$  bits on the DDR side. The extra BW will be used to pipeline and pass back the read data from DDR3 to the DS34S132 without use of FPGA FIFO memory. For the DDR3, we used:

- CAS latency: 8
- CAS write latency: 6
- DLL reset, then enabled.

The Micron DDR3 MT41J128M8 (16 Meg  $\times$  8  $\times$  8 banks) specifications were used for simulation. The cycle time for the DDR3 was 1.87ns at CL = 8 (DDR3 - 1066) -187. Support for other DDR3 configurations/speed may require incremental or significant effort. The DDR3 that we used for simulation had the following specifications:

eter TERR_4PER eter TERR_5PER eter TERR_6PER eter TERR_7PER eter TERR_9PER eter TERR_10PER eter TERR_11PER eter TERR_12PER eter TDS eter TDH eter TDQSQ 150; //	<pre>// sg187 is equivalent to the JEDEC DDR3-1 1875; // tCK ps Minimum Clock Cycl 90; // tJIT(per) ps Period JItter 180; // tJIT(cc) ps Cycle to Cycle jit 132; // tERR(2per) ps Accumulated Error 157; // tERR(3per) ps Accumulated Error 175; // tERR(4per) ps Accumulated Error 200; // tERR(5per) ps Accumulated Error 200; // tERR(7per) ps Accumulated Error 209; // tERR(7per) ps Accumulated Error 217; // tERR(8per) ps Accumulated Error 217; // tERR(10per) ps Accumulated Error 231; // tERR(11per) ps Accumulated Error 242; // tERR(11per) ps Accumulated Error 242; // tERR(12per) ps Accumulated Error 242; // tER</pre>	e Time ter (2-cycle) (3-cycle) (4-cycle) (5-cycle) (6-cycle) (7-cycle) (8-cycle) (10-cycle) (11-cycle) (12-cycle) p time relative to DQS time relative to DQS sper group, per access S# latching transition
eter TQSL eter TDIPW eter TIPW eter TIS eter TRS_MIN eter TRC eter TRC eter TRP eter TXP eter TXP eter TCKE eter TAON eter TWLS eter TWLH eter TWLO eter TAA_MIN	0.38; // tQSH tCK DQS Output High 0.38; // tQSL tCK DQS Output Low F 490; // tDIPW ps DQ and DM input 780; // tIPW ps Control and Addr 275; // tIS ps Input Setup Time 200; // tIH ps Input Hold Time 37500; // tRAS ps Minimum Active to Pr 52500; // tRC ps Active to Active/Aut 15000; // tRC ps Active to Read/W 15000; // tRP ps Precharge comman 7500; // tXP ps Exit power down 5625; // tCKE ps CKE minimum high 300; // tAON ps RTT turn-on from 245; // tWLS ps Hold time of tDC 9000; // tWLO ps Write levelizati	s time from CK/CK# Pulse Width Pulse Width Pulse Width ess input Pulse Width contend time d period to a valid command or low pulse width ODTLon reference DQS flop S flop on output delay mmand to first data

# **FPGA** Configuration

The FPGA has critical functions:

- At power-up, it initializes the DDR3 memory chip.
- Once initialization is complete, it services the following incoming DDR1 commands from the DS34S132 by converting to DDR3 commands/data.
  - i. Read

ii. Write

#### iii. Precharge

iv. Use a digital clock module (DCM) to multiply the incoming DDR1 clock (125MHz) from the DS34S132 by 4 to generate the DDR3 clock (500MHz).

v. Use a second DCM to generate four phases of the DDR3 clock for edge timing to the DDR3. Additionally a feedback clock (out and back of an IO pad) will optimally adjust the phase relationship of these clocks to the DDR1 clock edge. This would help read data timing back to the DS34S132.

Next, the FPGA and the DDR3 memory combined will appear like a DDR1 memory for the DS34S132. The FPGA code includes DCMs and IO DDR primitives. Please download these codes and the specifications from this link here.

The FPGA used is Spartan for Verilog RTL simulation has a speed grade of -4, which should be capable of 500MHz. FPGA resources use approximately 300 flip flops with no FPGA RAM being used. We also used two DCMs to convert clock rates. To verify the operation of the DDR1-to-DDR3 conversion scheme, we ran the following tests in Verilog RTL simulations:

- Run test in DDR1 mode and log results.
- Run test in DDR3 mode via FPGA and log results.
- Monitor some DDR3 writes and read individually verified using monitor against DDR1 writes and read. Figure 2 and Figure 3 show the write and read simulation results of DDR1 and DDR3.

In this Verilog RTL simulation, we could successfully send the signal from DDR3 through FPGA to the device effectively. We also successfully read the signal from the device to DDR3. Thus, the simulation result proved that this conversion scheme from DDR1 to DDR3 test operates correctly.

ran Baaku *+ 1284	Cener+	152 3424	Times x 43		June 200	à làs	12 375hi	¥52,380m	452,3	en le	12,450m	1452,4154	e les	2,420%	1452,45	des 1	452,440%	HEZ.H	52m	Hanning P	all and	470hi
0.000	-	and the owner where	and a state of the	Contract of the local division of the local		Contractory of	Color Hotel	Contraction of the		and the state of t	COLUMN AND			CARGO CHEM	Contractor la	Contraction in the		the state	Contractor of		instantion of	
SOCLE	set.										1						- C		1			
	910																					
\$0545L)	92				_									11								
	812																					
	191	10000																				
SDA(1310)	'h 0900	Dest	tintia and		1054			0044		0048		10044		100	50 m						10450	
	16.0	0																				
30000110	'h ssss	****				<u> </u>	1960) (11) (11) (11)	87 8102 Y 0000	11506 1131	4 (8513) 40		ACC PROVE	2001	[0:00]	5566 <b>min</b> t	n ( 6000	6586	Sect 1				
	#																					
	#15	-																				
500005	<b>z</b>	_				1													-			
SOLOM	\$10																					
DDRJ		1000																				-
	The second se		<u>a a a :</u>	100			0.0.0	00000		0000		<u>n n n n</u>	n n n	<b>n 6 6</b>	<b>n n n</b>	<u>a a a</u>	nada	000	IT D D	1000	m m m m	
- 105,01	14	лп		μn	uuu	uun	nn	anny	uuu	nnn	mm.	unn	<u>nnn</u>	nnn	m	nnn	nnnn	nnn	Jun	บบบ	Inn	uл
400,00	94 1	un	1010		nnn		n na	annh	pun	aam					uu		um	uuu	uuu	um	IIIIII	
462,013 662,0020	1				uuu		mm	unuh	har			HHH					uuu	nun		mm	unn	
482,01,0 995,00,0 995,00,0	1				UUU		nun	ann		11111								nun				
660,51, 600,51,5 600,56,5 600,56,5 600,54,5					UUUU							ALULL					(11)	<b>M</b> NN	1111	uu,	IIIII	
442,00,0 445,00,0 445,00,0 423,,1 445,440,934	1 1 1 16 0420	<b>VIA</b> 5439			UUU															uu	Ina	
440,00,0 440,00,0 440,00,0 440,00,0 440,00,0 440,00,0 440,00,0 440,00,0		1/1/1 1439			UUU							uunn fi								חיות	IIIII	
482,62,5 183,762,7 183,762,7 183,762,7 183,762,9 193,762,9 1	3 3 1 5 5 5 10 7 8 0				UUU			-	10.44	-000			10000		-010	01).**				nnn		
442,00,0 442,00,0 442,00,0 442,00,0 442,00,0 442,00,0 442,00,0 442,00,0	3 3 1 5 5 5 10 7 8 0	5429 5429							10.44	-000						01).**						
440,00,5 440,00,5 440,00,5 400,00,5 400,00,0 400,00,0 400,00,0 400,00,0 400,00	3 3 1 5 5 5 10 7 8 0			1.000	1011			-	10.44	-000			10000	4114 *	-010	01).**						
442,02,5 442,04,5 442,04,5 442,04,5 442,04,5 442,04,5 442,46 443,466 444,466 446 444,466 446,466 446,466 446,466 446,466 446,466 446,466 446,46	3 3 1 5 5 5 10 7 8 0			1100			*	-	10.44	-000			10000		-010	01).**				unu	JUNI	

More detailed image (PDF, 2.3MB)

Figure 2. The write simulation results of DDR1 (top) and DDR3 (bottom).

SDCIA SDCIA,N SDCAAD,N	913 913 914										
SDCAS_N SCHERE SCATTER SCHERE	813 815 5 1400 5 1			(94		1844 10	1		juli i		, T
stoopsa extoor	5 2222				freed [ prime] news [ mong ]	2014 [ E 104 ] ETT ] [ 41% ] 1420 [ 15	eta jatot 1000 — Tato	1000194891000	(das (tatt)wate	-	
1010M	9 9 90										
103,11 103,11	ad a	THUR	NO PO DI DI DI						mpumm		ni yn
400 (100)	1										
8072,549,5 0072,6829(30) 8072,542213	1 16 9438 16 2	9614 <u>(</u> 040	1. 2000	1000	(199	L KOM	((SAI	[1049	Tool.	1,694	(iese
445,04710 445,041	16.00 1			 	100					Linnin	

More detailed image (PDF, 2.1MB) Figure 3. The read simulation results of DDR1 (top) and DDR3 (bottom).

#### Conclusion

We implemented a Verilog RTL simulation of FPGA with the Micron DDR3 MT41J128M8 parameter model and are confident that it will work with the DDR3 and the Spartan FPGA. However, this solution will not be successful for all DDR3s, and knowing which DDR3 to implement is the designer's responsibility. FPGA mapping was not implemented and bit file was not used.

For further information on TDMoP devices or other Maxim telecom products, please visit our contact the Communication and Timing Products applications support team.

Verilog is a registered trademark of Gateway Design Automation Corporation.

Related Parts		
DS34S132	32-Port TDM-over-Packet IC	Free Samples

**More Information** 

For Technical Support: http://www.maximintegrated.com/support For Samples: http://www.maximintegrated.com/samples Other Questions and Comments: http://www.maximintegrated.com/contact

Application Note 5120: http://www.maximintegrated.com/an5120 APPLICATION NOTE 5120, AN5120, AN 5120, APP5120, Appnote5120, Appnote 5120 Copyright © by Maxim Integrated Products Additional Legal Notices: http://www.maximintegrated.com/legal