

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at <u>www.onsemi.com</u>

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild_questions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or unavteries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out or i, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor and is officers, employees, uniotificated use, even if such claim any manner.

February 1984 Revised February 2002

FAIRCHILD

SEMICONDUCTOR

MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

General Description

The MM74HCT164 utilizes advanced silicon-gate CMOS technology. It has the high noise immunity and low consumption of standard CMOS integrated circuits. It also offers speeds comparable to low power Schottky devices.

This 8-bit shift register has gated serial inputs and CLEAR. Each register bit is a D-type master/slave flip-flop. Inputs A & B permit complete control over the incoming data. A LOW at either or both inputs inhibits entry of new data and resets the first flip-flop to the low level at the next clock pulse. A high level on one input enables the other input which will then determine the state of the first flip-flop. Data at the serial inputs may be changed while the clock is HIGH or LOW, but only information meeting the setup and hold time requirements will be entered. Data is serially shifted in and out of the 8-bit register during the positive going transition of the clock pulse. Clear is independent of the clock and accomplished by a low level at the CLEAR input.

The 74HCT logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to $V_{\mbox{\scriptsize CC}}$ and ground.

MM74HCT devices are intended to interface between TTL and NMOS components and standard CMOS devices. These parts are also plug-in replacements for LS-TTL devices and can be used to reduce power consumption in existing designs.

Ordering Code:


Order Number	Package Number	Package Description
MM74HCT164M	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HCT164SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT164N	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

ces also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code

■ Typical propagation delay: 20 ns ■ Low quiescent current: 40 µA maximum (74HCT Series)

- Low input current: 1 µA maximum
- Fanout of 10 LS-TTL loads
- TTL input compatible

Features



	Inputs				Out	puts	
Clear	Clock	Α	в	Q _A	Q _B		Q _H
L	х	Х	Х	L	L		L
Н	L	х	Х	Q_{AO}	Q_{BO}		Q_{HO}
Н	Ŷ	н	н	н	Q _{An}		Q_{Gn}
Н	Ŷ	L	Х	L	Q _{An}		Q_Gn
н	Ŷ	х	L	L	Q _{An}		Q _{Gn}

 ${\rm Q}_{\rm AO},~{\rm Q}_{\rm BO},~{\rm Q}_{\rm HO}$ = the level of ${\rm Q}_{\rm A},~{\rm Q}_{\rm B},$ or ${\rm Q}_{\rm H},$ respectively, before the

ĊĹ

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

	0
(Note 2)	
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (VIN)	–1.5 to $V_{CC}\text{+}1.5\text{V}$
DC Output Voltage (V _{OUT})	–0.5 to V_{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package Only	500 mW
Lead Temperature (T _L)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	4.5	5.5	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V _{CC}	V
Operating Temperature Range (T _A)	-40	+85	°C
Input Rise or Fall Times			
(t _r , t _f)		500	ns
Note 1: Absolute Maximum Ratings are those age to the device may occur.	values be	eyond whi	ch dam-
Note 2: Unloss otherwise specified all voltages	oro roforo	nood to a	round

Note 2: Unless otherwise specified all voltages are referenced to ground. Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


DC Electrical Characteristics


Symbol	Parameter	Conditions	TA⁼	= 25°C	$T_A = -40$ to $85^{\circ}C$	$T_A = -55$ to $125^{\circ}C$	Units
Cymbol	i uluilotoi	Conditions	Тур		Guaranteed L	imits	onito
VIH	Minimum HIGH Level			2.0	2.0	2.0	V
	Input Voltage			2.0	2.0	2.0	v
V _{IL}	Maximum LOW Level			0.8	0.8	0.8	V
	Input Voltage			0.0	0.0	0.8	v
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH}$ or V_{IL}					
	Output Voltage	$ I_{OUT} = 20 \ \mu A$	V _{CC}	V _{CC} - 0.1	V _{CC} -0.1	V _{CC} - 0.1	1
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	4.2	3.98	3.84	3.7	V
		$ I_{OUT} = 4.8$ mA, $V_{CC} = 5.5$ V	5.2	4.98	4.84	4.7	1
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH}$ or V_{IL}					
	Voltage	$ I_{OUT} = 20 \ \mu A$	0	0.1	0.1	0.1	1
		$ I_{OUT} = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$	0.2	0.26	0.33	0.4	V
		$ I_{OUT} = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$	0.2	0.26	0.33	0.4	1
I _{IN}	Maximum Input Current	V _{IN} = V _{CC} or GND		±0.1	±1.0	±1.0	μA
I _{CC}	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND		8.0	80	160	۸
	Supply Current	$I_{OUT} = 0 \ \mu A$		8.0	60	100	μA
		V _{IN} = 2.4V or 0.4V (Note 4)		1.0	1.3	1.5	mA

Note 4: This is measured per pin. All other inputs are held at V_{CC} ground.


MM74HCT164

$V_{CC} = 5$	v, 1 _A = 25 0,			1			1		Guarante	- 4	
Syml	lool	Param	neter		Conditi	ons		Тур	Guarante Limit	ed	Uni
f _{MAX}	Maxim	um Operating		50% Du	ıty			55	35		MH
	Freque	ncy from Cloc	k to Q	Cycle C	lock						
t _{PHL} , t _{PLH}	Maxim	um Propagatio	on					17	27		ns
	Delay 0	Clock to Q									
t _{PHL}	Maxim	um Propagatio	on					23	38		ns
	Delay f	rom Clear to C	2								
t _{REM}	Minimu	im Removal T	ime,					3	6		ns
	Clear to	o Clock									
t _S	Minimu	ım Set Up Tim	ie	t _H ≥ 20 ı	ns			6	13		ns
	Data to	Clock									
t _H	Minimu	ım Hold Time		t _S ≥ 20 r	ns			1.5	5		ns
	Clock t	o Data									
t _W	Minimu	m Pulse Widt	h					9	16		ns
	Clock,	Preset or Clea	ar								
-	1		tf = 6 ns (unless	s otherwise		≥25°C Max	T _A = -40 Min	°C to 85°C Max	T _A = -55°0 Min	C to 125°C Max	
V _{CC} = 5	.0V, ± 10%, C	_L = 50 pF, t _r meter	= t _f = 6 ns (unless	s otherwise	T _A =		~				
$V_{CC} = 5$ Symbol	.0V, ± 10%, C Para	_L = 50 pF, t _r meter	= t _f = 6 ns (unless Condit	s otherwise	T _A =	Max	~	Max		Max	
$V_{CC} = 5$ Symbol	.0V, ± 10%, C Para Maximum Ope Frequency	_L = 50 pF, t _r : meter rating	t _f = 6 ns (unless Condi t	s otherwise	T _A =	Max	~	Max		Max	
V _{CC} = 5 Symbol	.0V, ± 10%, C Para Maximum Ope Frequency	L = 50 pF, t _r meter rating	t _f = 6 ns (unless Condi t	s otherwise	Т _А = Тур 45	Max 30	~	Max 25		Max 22	
V _{CC} = 5 Symbol	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop	L = 50 pF, t _r meter rating pagation pock to Q	t _f = 6 ns (unless Condi t	s otherwise	Т _А = Тур 45	Max 30	~	Max 25		Max 22	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo	L = 50 pF, t _r : meter rating bagation lock to Q bagation	t _f = 6 ns (unless Condi t	s otherwise	T _A = Typ 45 20	Max 30 30	~	Max 25 38		Мах 22 45	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop	L = 50 pF, t _r : meter rating pagation rck to Q pagation rar to Q	t _f = 6 ns (unless Condi t	s otherwise	T _A = Typ 45 20	Max 30 30	~	Max 25 38		Мах 22 45	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle	L = 50 pF, t _r : meter rating pagation rck to Q pagation rar to Q	t _f = 6 ns (unless Condi t	s otherwise	T _A = Typ 45 20 26	Max 30 30 41	~	Max 25 38 51		Max 22 45 61	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setup	L = 50 pF, t _r meter rating bagation bock to Q bagation har to Q oval Time	t _f = 6 ns (unless Condi t	s otherwise	T _A = Typ 45 20 26	Max 30 30 41	~	Max 25 38 51		Max 22 45 61	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL} t _{REM}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock	L = 50 pF, t _r meter rating wagation work to Q wagation war to Q oval Time	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock	s otherwise	T _A = Typ 45 20 26 4	Max 30 30 41 8	~	Max 25 38 51 10		Max 22 45 61 14	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL} t _{REM}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Hold	L = 50 pF, t _r meter rating wagation work to Q wagation war to Q oval Time	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock	s otherwise	T _A = Typ 45 20 26 4	Max 30 30 41 8	~	Max 25 38 51 10		Max 22 45 61 14	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL} t _{REM} t _s	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Clo Minimum Rem Clear to Clock Minimum Setup Data to Clock Minimum Hold Clock to Data	L = 50 pF, t _r : meter rating pagation tok to Q pagation tar to Q oval Time p Time Time	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 - 41 - 8 - 15 - 5 -	~	Max 25 38 51 10 19 5 5		Max 22 45 61 14 23 5	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL} t _{REM} t _s	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Clo Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Hold Clock to Data Minimum Pulse	L = 50 pF, t _r : meter rating pagation lock to Q pagation lock to Q pagation lock to Q poval Time p Time Time a Width	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7	Max 30 30 41 8 15	~	Max 25 38 51 10 19		Max 22 45 61 14 23	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Clo Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Hold Clock to Data Minimum Pulse Clock, or Clear	L = 50 pF, t _r : meter rating vagation ick to Q vagation iar to Q oval Time p Time Time a Width	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 - 41 - 8 - 15 - 5 - 18 -	~	Max 25 38 51 10 19 5 22		Max 22 45 61 14 23 5 27	
V _{CC} = 5 Symbol f _{MAX} t _{PHL} , t _{PLH} t _{PHL} t _{REM} t _s t _H	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Clo Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Hold Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu	L = 50 pF, t _r : meter rating vagation ick to Q vagation iar to Q oval Time p Time Time a Width	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 - 41 - 8 - 15 - 5 -	~	Max 25 38 51 10 19 5 5		Max 22 45 61 14 23 5	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Polse Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu Fall Time	L = 50 pF, t _r : meter rating vagation ick to Q vagation ick to Q vagation ick to Q prime p Time Time a Width t Rise and	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 30 41 8 15 5 18 500	~	Max 25 38 51 10 19 5 22 500		Max 22 45 61 14 23 5 27 500	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Polse Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu Fall Time	L = 50 pF, t _r : meter rating vagation ick to Q vagation ick to Q vagation ick to Q oval Time p Time Time a Width t Rise and but	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 - 41 - 8 - 15 - 5 - 18 -	~	Max 25 38 51 10 19 5 22		Max 22 45 61 14 23 5 27	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W} t_{T}, t_{f} t_{THL}, t_{TLH}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Pulse Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu Fall Time Maximum Outp Rise and Fall T	L = 50 pF, t _r : meter rating vagation ick to Q vagation ick to Q vagation ick to Q oval Time p Time Time a Width t Rise and but Time	= t_f = 6 ns (unless Condition 10 to 1	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 30 41 8 15 5 18 500	~	Max 25 38 51 10 19 5 22 500		Max 22 45 61 14 23 5 27 500	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W} t_{r}, t_{f}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Pulse Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu Fall Time Maximum Outp Rise and Fall T Power Dissipat	L = 50 pF, t _r : meter rating vagation ick to Q vagation ick to Q vagation ick to Q pagation ick to Q vagation ick to Q val Time t Rise and ick to Q val Time ick to Q val Time	= t _f = 6 ns (unless Condit 50% Duty Cycle Clock t _H ≥ 20 ns	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 30 41 8 15 5 18 500	~	Max 25 38 51 10 19 5 22 500		Max 22 45 61 14 23 5 27 500	
$V_{CC} = 5$ Symbol f_{MAX} t_{PHL}, t_{PLH} t_{PHL} t_{REM} t_{S} t_{H} t_{W} t_{T}, t_{f} t_{THL}, t_{TLH}	OV, ± 10%, C Para Maximum Ope Frequency Maximum Prop Delay from Clo Maximum Prop Delay from Cle Minimum Rem Clear to Clock Minimum Setu Data to Clock Minimum Setu Data to Clock Minimum Pulse Clock to Data Minimum Pulse Clock, or Clear Maximum Inpu Fall Time Maximum Outp Rise and Fall T	L = 50 pF, t _r : meter rating vagation ick to Q vagation ick to Q voval Time Time t Rise and ick ick to Q vagation ick to Q voval Time ick to Q	= t_f = 6 ns (unless Condition 10 to 1	s otherwise	T _A = Typ 45 20 26 4 7 1.5	Max 30 30 30 41 8 15 5 18 500	~	Max 25 38 51 10 19 5 22 500		Max 22 45 61 14 23 5 27 500	





www.fairchildsemi.com



MM74HCT164 8-Bit Serial-in/Parallel-out Shift Register

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent-Marking.pdf</u>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor has against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death ass

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

© Semiconductor Components Industries, LLC